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ABSTRACT
Good quality silicon-on-insulator (SOI) structures have been
produced by,nitrogen implantation (150 keV) into silicon with a
stationary beam. The resulting buried nitride SOI structures have
been characterized by infrared (IR) absorption, glancing angle x-
ray diffraction, ellipsometry, Rutherford Backscattering
Spectroscopy (RBS), optical, scanning and cross-sectional
transmission electron microscopy (OM, SEM XTEM) and electrical
measurements.
It is observed that both alpha- and beta- phase
polycrystalline silicon nitride can be formed in the buried
nitride layer depending on the implantation parameters. When the
beam current is low, or when the beam current is high but the
dose is low, the buried nitride layers produced are amorphous as-
implanted and crystallized in the alpha-phase after annealing in
nitrogen at1200°C for 2h. When the dose and the beam current are
sufficiently high, crystallization of the buried nitride layers
mainly in the beta-phase occurs with the crystallinity increasing
with beam current and dose. Further crystallization of silicon
nitride in both phases in these partially crystallized samples
takes place during post-implantation annealing.
The implant (dose, beam current and wafer scanning) and
post-implant (annealing) conditions are found to have a great
effect on the formation of the surface silicon layers. When the
in-situ heating (combined effect of beam current and wafer
scanning) during implantation is sufficiently high, good quality
(1E4** dislocations/cm2) surface silicon layers can be formed
for buried nitride SOI samples with doses of 7.2E17, 9.6E17 and
1.2E18 ions/cm2 after 1200 or 1300°C/2h annealing. For lower in-
situ heating, the temperature cycling effect may affect the full
recrystallization and the surface silicon layers will be highly
defective (1E7 dislocations/cm2).
The thicknesses of the surface silicon and buried nitride
layer are about 280-220,nm and 200-330 nm for nitrogen doses of
7.2-12E17/cm2 respectively. The interface roughnesses are less
than 20 nm for both the upper and lower silicon-silicon nitride
interfaces. The breakdown fields for'the nitride layer are larger
than 3 MV/cm and the leakage current densities at 10 and 50 V are
less than 5E-6 and 5E-5 A/cm2 respectively. The conduction
mechanism in the nitride layer obeys roughly the Frenkel-Poole
model (log *I= kVl/2). The dielectric constants are about 6-7
and the charge densities at the lower silicon-silicon nitride
interface are less than 5E11 ions/cm2 from C-V measurements.
The surface silicon layers have been doped by the implanted
nitrogen ions and have a n-type resistivity of about 0.04-0.1
ohm-cm (active carrier concentration about 1-2E18 ions/cm3). The
minority carrier lifetimes in the surface silicon layer ranges
from 40 to 75 microseconds. The Hall mobilities are around 100-
150 cm2/Vs and are about half of the ideal value of silicon with
similar doping. Temperature dependence of Hall mobility from 77 K
to room temperature has also been measured. The result shows that
the Hall mobility first increases with temperature as Tn (n
ranges from 0.5-0.7) between 77 and 180 K and then levels off.
This suggests that ionized impurity scattering is still the
dominant mechanism up to room temperature.
Direct fabrication of devices in the annealed buried nitride
SOI structure without using epitaxy has also been attempted.
However, the characteristics are strongly affected by the high
nitrogen content in the surface silicon layer and severe
retardation of gate oxide growth has also been observed.





Since the development of microelectronic integrated circuits
(IC) in earlier sixties, the dramatic progress in the IC
technology has resulted in a drastic change in the industries,
economy and even the life style of the whole world. The advances
have brought us into a new era so called the Information Age and
it is predicted that before the end of the century, about 50% of
the work force will be information workers [K1]. The trends and
progress of the IC technology, namely: greater complexity, higher
speed, lower power per function, greater function versatility and
improved reliability, have long been investigated and supported
primarily by the process of miniaturization. This resulted in the
complexity of IC, especially metal-oxide-semiconductor (MOS) IC,
changes from small-scale integration (SSI), medium-scale
integration (MSI), large-scale integration (LSI) and to very
large-scale integration (VLSI) levels.
Conventional VLSI MOS field-effect-transistors (FET)
technology relies on the use of doped channel stop regions,
suitably biased p-n junctions and thick dielectric layers for
electrical insulation of adjacent devices. Hence, the fabrication
sequence is long, device structures are very complicated and
design and layout constraints are significant. On chip fault
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tolerance and redundancy have become mandatory. This is
especially true as device dimensions approach practical limits in
the next 10 years. As the horizontal dimensions of the individual
transistors and the interconnections must continue to decrease,
the vertical dimension and other parameters must also be scaled
accordingly. These scaling considerations impose more stringent
and new technology requirements that can only be satisfied by
significant advances or breakthroughs in device structure,
fabrication, circuit design and materials.
1.1 SILICON-ON-INSULATOR TECHNOLOGY
Recently, the development of techniques for producing
silicon-on-insulator (SOI) structures (substrates) is receiving
much attention and progress and is rapidly reaching the point of
actual application to a manufacturable level (such as the well
known silicon-on-sapphire and the buried oxide SOI structure
[Cl]). The. new substrate- types represent an important
technological advance used in future high performance devices and
circuits. Moreover, its range of applicability is expanding and
it is believed that the SOI substrates will take over the
conventional single crystal silicon substrates in future IC
technology, especially in MOS technology. The most mature of the
various SOI substrates, namely the thin insulator, the thick
insulator and the restricted structure are shown in Figure 1.1.
The interface between thick and thin insulator is taken as one
micron which is the limit for seeding to grow.
13
The concept of SOI is not new. Attempts to grow single
crystal semiconductor films on insulating substrates date back
almost 40 years [El] with the first successes in the growth of
silicon layers in the early 1960s [Ml]. Early motivations -to
develop SOI structure were primarily by the need for improved
device isolation in integrated circuits and the desire to obtain
single crystal semiconductor films for more versatile device
applications. Due to the development of silicon IC technology,
people perceived that the silicon-on-insulator (SOI) technology
has several potential advantages in future trend of
miniaturization of integrated circuits: higher packing density by
saving the area of insulation required for the lateral space
charge region of drain and source and insulation wells, faster
switching speed by reducing the parasitic capacitance of
junctions, higher reliability by eliminating the turn-on
possibility of parasitic thyristors and lowering the radiation
sensitivity, a simplier fabrication sequence in comparison with
the single crystal approach, lower dynamic power consumption and
for CMOS, freedom from latch-up. SOI structures are also
promising for a variety of applications: VHSIC, high-voltage
devices, 3D integration and novel structures etc [R5, R6]. The
substantial advantages of the SOI substrate over the silicon
substrate in application areas of VLSI and high performance
devices/circuits can be summarized in Table 1.1. The novel SOI
CMOS device structure and the much simplier fabrication sequence
(mask levels) shown in Fig.1.2 are the key features from which
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originate all the advantages of SOI in comparison to single
crystal silicon CMOS. There are a number of SOI preparations. A
comparison of the-more mature SOI substrate preparations is shown
in Table 1.2.
TABLE 1.1 Substantial Advantages of SOI substrate
over silicon substrate
VLSI
A. Smaller feature size
B. Higher packing density
C. Design ease and flexibility
D. Fabrication simplicity
E. Latch-up and soft error tolerance
HIGH PERFORMANCE PRODUCTS
A. High operating speed
B. Low dynamic power dissipation
C. High voltage potential
D. Analogue signal processing capability
SPACE AND DEFENCE ELECTRONICS
A. High radiation tolerance
B. Realization of short channel MOS
C. Potential for the implementation of 3-D IC
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TABLE 1.2 More Mature SOI Technologies
A. Epitaxy silicon-on-sapphire (SOS)
B. Beam recrystallization of polycrystalline silicon
C. Oxidized porous silicon
D. Graphoepitaxy
E. Epitaxial lateral overgrowth
F. Laser photochemical deposition
G. Molecular beam epitaxy (MBE)
H. Epitaxial growth of silicon on cubic zirconia
I. SOI by ion beam synthesis (buried dielectric)
1.2 BURIED OXIDE AND BURIED NITRIDE SOI
One of the front running SOI technologies involves the
synthesis of buried dielectric layers of silicon dioxide or
silicon nitride by the implantation of high energy (usually 150-
200 keV) oxygen or nitrogen ions into a silicon wafer with a
dose large enough to form stoichiometric Si02 or Si3N4 beneath
the surface (Figure 1.3) [P1]. After implantation, the structure
can be annealed at high temperature (usually 1100-1400°C) to
improve the quality of the surface silicon layer and to complete
the oxide or nitride formation. Good crystal quality surface
silicon layers can be obtained by controlling the implant and
annealing conditions.
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Advantages over the other SOI technologies are: the SOI
implant process occurs in vacuum and impurity contamination can
be minimized substrate is single crystal silicon and the
resulting residual material is also single crystal silicon with
the same orientation as the substrate. Devices and circuits have
already been successfully fabricated on the buried oxide- SOI
structure and the buried oxide technology has already become one
of the most promising commercial SOI technologies [C2, Dl, I1].
Compared to the buried oxide, the buried nitride technology
has several advantages and disadvantages.
The major advantages are:
A. For the implanter, nitrogen implant is a much simplier and
safer process than the oxygen implant. It is well known that the
high energy 0+ ions flux will have dangerous reaction with the
hydrocarbon vapours inside the vacuum and will also oxidize the
metallic components of the implanter. Also, it is easier to
construct ion sources. with higher beam current and longer
lifetime for nitrogen than for oxygen.
B. Significantly lower ion doses are required to form the
nitride than the oxide. For buried oxide, the stoichiometric dose
is about 1.4E18/cm2 at 200 keV. For buried nitride, the
corresponding stoichiometric dose is only about 1.1E18/cm2.
C. Silicon nitride is a more stable insulator with very low
diffusivity for impurities (e.g. Na+ ions).
The major disadvantages are:
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A. Nitrogen implantation is not self-limiting. Due to the low
mobility of implanted nitrogen atoms in silicon nitride layer,
implantation dose higher than that required for stoichiometric
nitride will form a buried nitride with the excess nitrogen
imbedded within the layers [M2]. The stability of such a nitride
is not known.
B. Due to the lower mobility of nitrogen in silicon, higher
concentration of nitrogen ions may be left in the surface silicon
layers during SOI formation and may affect the properties of the
SOI structure (such as the nitrogen related donor doping in
nitrogen implanted silicon [Sl]).
C. The silicon-silicon nitride interface is less stable than the
silicon-silicon oxide interface. The storage of charge at the
back interface of the insulating layer may degrade the radiation
hardness of the SOI structure.
1.3 STATIONARY BEAM IMPLANTATION
The major practical disadvantage of the buried nitride (and
oxide) SOI technology is the long time required to implant a
silicon wafer, so that high beam current and high dose rate
implanters are desirable. It is also well known that high current
machines will be operated with a stationary beam with wafer
mechanically scanned [W4]. In fact, stationary beam implanters
with very high beam currents such as the NV-200 [R1, 12] (200
keV, maximum 200 mA) from a joint project between Atone
Corporation and NTT Corporation and the Oxis 100 [M3] (200 keV,
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maximum 100 mA) from VG Semiconductors Ltd. have already been
attempted in the commercial production of buried oxide SOI
substrates. Hence, it is worthy to study the conditions for
producing buried nitride or buried oxide SOI structure using the
stationary beam machine. In fact, Mogro-Campero et.al. [M4, M5]
have already reported the formation of buried oxide layers in
silicon by oxygen implantation with a stationary beam.
Also, using the stationary beam approach, the conditions of
heavy current implantation (with no temperature control) can be
simulated since they both have the common features of cycling
wafer temperature, high in-situ wafer heating and high dose rate.
The results of the experiments may, to a certain extent, also
suggest new directions for future implanter development such as
the relaxation of constraints in implanter design. The high wafer
temperature and high dose rate implantation conditions can also
provide us with information on the growth. kinetics of the surface
silicon and the buried nitride layers as we all know that the
wafer heating and dose rate during implantation are crucial
parameters that control the material properties of the buried
nitride or oxide SOI structure [Gl, Ni].
1.4 AIM OF THE THESIS
Work on buried nitride is still at an early stage. Most of
the groups engaged in the research are working on the material
characterization [see, for example, N2, R2] and only one group
1[Z1] has reported on the fabrication of IC devices on buried
nitride SOI. Like the buried oxide SOI, there are still a number
of basic questions on the buried nitride SOI formation that have
to be investigated. The work is rampered by difficulties in
sample preparation (such as high dose required: about 1E18/cm2 at
an energy of 150 keV) and characterization (lack of sufficient
samples and characterization tools), and more basic work has to
be done.
In this thesis, the feasibility of the buried nitride
structure as contender in SOI technology will be studied using a
stationary beam implantation method, instead of ion beam scanning
which is commonly used by most other research groups to produce
such a structure by implantation. The experimentation with the
implanter for the preparation of the buried nitride SOI
substrates as well as the characterization and preliminary
results for the SOI structures will be described in chapter 2.
The formation and characterization of the buried nitride SOI
structure will also be described. In chapters 3 and 4, the
process dependence as well as optimization of the formation and
properties of the buried nitride layer and the surface silicon
layer will be presented. The buried nitride structure has been
characterized by infrared absorption, glancing angle x-ray
diffraction, ellipsometry, optical microscopy, scanning electron
microscopy and electrical measurements. Further characterizations
include the Rutherford Backscattering Spectroscopy (RBS), the
cross-sectional transmission electron microscopy (XTEM) and the
1stability measurements have also been used to measure the buried
nitride substrates and the results are discussed in chapter 5.
Also included in chapter 5 are results on the direct fabrication
of p-n junctions, MOS capacitors and MOS thin film transistors
on the surface silicon layer. Several new results have been
discovered. Final conclusion and suggestions for further work
will be given in chapter 6.
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Fig.1.2. Comparison of the cross-sectional structures and major













2.1.1 Installation- Testincr and rnlihratinn
Thenitrogen impiantation was performed by a Varian Extrion
200-1000 high current implanter (Figure 2.1-2.2) mariufactured in
around 1977-78. It was purchased second-hand from Motorola
Semiconductor Company (U.S.A.) in July 1983. The installation of
facilities included:
A. semi-clean room setup,
B. power supply including a 21 KVA, 208 V, 50 Hz, 3 phase,
4 wires power transformer,
C. ventilation system, (200 cfm exhaust, 200 cfm air inlet)
D. water supply including a recirculating cooling unit (25kW),
E. safety facilities, (alarm)
F. back-up facilities such as liquid nitrogen supply,
compressed air, pipings and electrical groundings etc.
Basic facilities installation was completed around the end
of December 1983. The whole machine was then tested and
calibrated in respect of:
A. safety system: including implant gas supply, ventilation
and alarm system,
2B. electrical power supply system,
C. whole vacuum system,
D. ion beam generation system including ion source, extraction,
analyzer and high voltage ladder supply,
E. end station system including loading station, control console
and ferris-wheel wafer chamber,
F. dummy and real implant,
G. calibration of the whole system.
The beam current was calibrated by connecting a Keithley 225
constant current source to the end station Faraday cups and the
beam energy was calibrated by connecting a Data Precision 40 kV
high voltage probe across the high voltage ladder (similar to a
voltage divider). Under stable conditions, the measured beam
current (lE-4 to 10 mA) and energy (5 to 200 keV) values were
found to be similar to the implanter display and the estimated
uncertainties in beam current and energy were both less than 5%.
The analyzer quality and beam purity were measured by plotting
the ions spectrum for*the commonly-used doping gases PH3 and BF3.
The spectra were found to be similar to the reported results and
the ions spectrum for nitrogen gas (99.999% ultra-high purity
lecture-bottle size nitrogen gas from Hong Kong Oxygen Company)
was also checked (Figure 2.3). The wafer scanning conditions were
also calibrated. Wafer scanning frequencies of 8E-4, 8E-3 and
2.5E-2 s-1 (corresponding wafer scanning periods= 1250, 125 and
40 s and corresponding wafer scanning speeds for 50 mm-diameter
wafer implant= 0.0086, 0.086 and 0.26 cm/s) were checked by
2performing standard dummy implants. (The wafer scanning
period/speed is defined as the time/speed for a 50 mm-diameter
wafer to complete one scan motion through the stationary beam in
a single wafer implant.) Estimated uncertainty was less than 5%.
The dose accuracy and uniformity test were performed by
implanting boron and phosphorus ions into silicon wafers.
Standard four point probe technique was used to measure the sheet
resistivity of the annealed wafers and the results were found to
agree well with standard values (dose uniformity within 1%).
The testing and calibration work of the implanter were
completed in December 1984. During the tests, many problems arose
and hence the testing period was much longer than expected.
Malfunctions were found in almost every part of the implanter.
Most of them were due to bad electrical contacts and faulty
elements. The implanter is a large and complex machine and the
location and service of even a simple loose joint turned out to
be very tough and time-consuming. Also most of the spare parts
were difficult to replace and often substitutes had to be
designed.
After the calibration, the vacuum of the implanter was found
to be lower than 2E-6 torn (about 2-3 hours from pumping at
atmospheric pressure). Beam energy could be adjusted from 5 to
200 keV and beam currents up to about 0.5 mA respectively could
be reached for the N+, N2+, P Ar+, B+ and BF2+ ions. Due to
the implanter time reserved for other research projects and
2difficulties in controlling some basic facilities for the vacuum
system and down time of the implanter (e.g., filament/pump oil
change, regular maintenance etc), the average available implanter
time for nitrogen implant is only about 10 implantation hours per
week.
2.1.2 Modification of Imulanter
The implanter is designed for production purpose and
incorporates a mechanical scan system in which 13 wafer holders
are mounted on a ferris-wheel and scanned repetitively through
the stationary beam (Figure 2.2). Each holder can carry three 2-
inch wafers or two 3-inch wafers and a special wafer holder which
can carry one 4-inch wafer for' implantation has also been
designed (Figure 2.4). The machine, when operating in a stable
condition, takes about 400 implant-hours or 40 weeks to make one
full batch (whole wafer holder) buried nitride run (beam
current=0.2 mA, dose=1E18/cm2, energy=150 KeV). This high dose
and long implant time required are the main obstacles for the
realization of buried dielectric SOI technology.
The interface circuit connecting the microcomputer and the
Y-scan (rotation) motor is modified such that the Y-scan motion
is stopped. Hence only X-scan (horizontal) motion is left and
one wafer instead of 13 wafers is implanted in each run. The
implant time can then be much reduced. The wafer temperature will
be high also due to the increase input power and high ion beam
2heating can then be achieved. It is well known that the
high wafer temperature during implantation can have substantial
effects on the material quality of the SOI structure, especially
the crystal quality of the surface silicon layers. The input
power must be controlled in a high range to prevent the entire
top silicon layer from becoming amorphous so that good quality
single crystal top layer can be obtained after annealing.
2.1.3 Dose Calibration
As the implanter is restricted to move in X-scan motion
instead of X and Y-scan motions, the dose for the modified run
(effective dose) and the dose uniformity have to be recalibrated.
The effective dose is estimated by the following methods:
A. Sheet Resistivity Method: This was done by using the modified
implanter to implant phosphous ions into the central portions of
50-mm-diameter, 1-2 ohm-cm, <100> p-Si wafers and then followed
by annealing and sheet resistance (Rs) measurements. P+ ions
energy and doses were 100 keV (beam profile similar to 150 keV N+
ion) and 1E13, 1E14 and 1E15 ions/cm2 respectively. Annealing
was at 1000°C for 30 min in N2. After annealing, nearly all the
implanted phosphorus atoms were activated. Standard four point
probe method was used to measure the Rs and the effective dose
was then found (Table 2.1) by referring to the standard Rs-Dose
curve. The amplification factor for the dose was found to be
about 70 and the error was estimated to be about 10%. Uniformity
of implant was about 2 cm across the centre of the wafer.
2TABLE 2.1 Effective Dose Calibration
Implanter Dose Rs of Implanted Effective




B. Scan Length Comparison: In X and Y scan implant, the whole
circumference of the ferris wheel is scanned. In the modified
run, only a chord of the ferris wheel is }scanned. Hence the
effective dose can be approximated by the implanter dose setting
multipy by the ratio of the circumference of wheel (about 140 cm)
to the chord length of wheel (or beam diameter, about 2 cm). A
ratio of about 70 is found (error bar is estimated to be about
10%). This means that by setting an implanter dose of 1.7E16/cm2
during the-implantation, an actual dose of about 1.2E18/cm2 will
be obtained. In this calibration, the beam current is assumed to
have a uniform beam profile (2-cm-diameter) and this beam profile
is independent of the beam current. In most of our experiments,
2beam energy of 150 keV and beam currents of 0.05-0.4 mA are used
and the above assumptions are justified (by comparing the beam
size to the implanted wafers).
C. Properties of the layers:
The dose of the modified implant is also checked by comparing the
properties of the surface silicon and the buried nitride layers
(chapter 3 and 4) with the standard results reported by other
works. The dose factor of 70 is justified.
D. Rutherford Backscattering (RBS) measurement:
The dose is further checked by RBS measurements on the buried
nitride SOI samples (chapter 5) and the amplification factor is
estimated to be about 70.
2.1.4 Implant Temperature Calibration
Figure 2.5 is a schematic diagram showing the experimental
arrangement for the wafer temperature calibration. A thermocouple
was carefully mounted onto the surface of a 50-mm-diameter test
silicon wafer by means of conductive silver paste to ensure that
the insulation and the connection of the thermocouple wires would
not be easily damaged when the wafer was in scan motion during
implantation. The location of the thermocouple was at roughly the
central part of the wafer (beam). The thermal voltage was
directed out of the implanter end'station via a vacuum gauge or a
vacuum flip-through on the modified end station door (Figure 2.4)
so that the high vacuum would not be affected. The wafer was then
2subject to normal implantation at various input power levels and
wafer scanning frequencies.
Wafer temperature up to about 600°C was measured using the
silver paste method. At higher wafer temperature, the silver
paste was found to peel off and a modified wafer holder (Figure
2.4) with the thermocouple mounted mechanically onto the silicon
surface was used. To avoid error due to the heat loss through the
metal screw and the heat shielded by the large metal parts area,
the measured high wafer temperature from the modified holder was
also recalibrated by using a high temperature ceramic ink from
Omega Ltd.
Figure 2.6 shows two typical traces of the thermal voltage
output during implantation, one at higher and the other at lower
wafer scanning frequency. From these curves, it is clear that
temperature cycling does occur with significant difference of the
order ofa few hundred degrees Celsius between the maximum and
the minimum wafer temperature. Figure 2.7 summarizes the results
of the wafer temperature calibration by showing the average
(Tav), minimum (Tmin) and maximum (Tmax) wafer temperature at
various' wafer scanning frequencies and input power. This
temperature profile measurement not only directly shows the ion
beam heating effect and the temperature cycling phenomenon, but
also gives us quantitative results which are very informative for
better process design and control.
Wafer holders with built-in heater (tungsten heater and
2tungsten halogen lamp) had been designed also (Figure 2.4). They
intended to provide some form of temperature control on the wafer
during implantation so that the wafer temperature and the other
implant parameters might be separated. However, at wafer
temperature higher than 500°C, the high vacuum of the
implantation chamber and the buried nitride samples were found to
be severely contaminated, probably due to the impurities inside
the heater and the wafer holder.
2.2 SOI SUBSTRATE PREPARATION
In the buried nitride SOI structure investigation, the most
important processing parameters affecting the SOI structure are
the implant (dose, beam current and wafer scanning) and post-
implant (annealing) conditions. The effects of implant and post-
implant conditions to the buried nitride SOI structure have been
studied and the characterization results are presented in
chantcere 3 to4
The SOI structures were formed using the following
rnnPeilirac
1. Starting Substrates: 50.8 mm diameter, 1-2 ohm-cm, 100,
P-Si Wacker_ Chemitrnnic cilicnn wnfarc
2. Chemical cleaning.
3. Masking oxide growth: 1000°C, dry 02, 25 min.
oxide thickness about 30-40 nm
230-40 nm thermally grown oxide was used as masking oxide to
reduce damage, channelling and contamination during the high dose
and high energy nitrogen implantation.
4. Nitrogen Implantation:
Beam energy: 150 keV
Dose: 20, 40, 60, 80 and 100% of 1.2E18/cm2
Beam current: 0.05 mA to 0.4 mA
* Wafer scanning Conditions:
Wafer scanning speeds= 0.0086, 0.086 and 0.26 cm/s
(Respective wafer scanning frequencies= 8E-4,
8E-3 and 2.5E-2 s-1
Respective wafer scanning periods= 1250, 125
and 40 s).
Implant angle is 70
(* Throughout this thesis, the wafer scanning conditions
will be expressed in wafer scanning speed only.)
150 keV N+ implantation into 50.8-mm-diam 100 p-type silicon
wafers with 1-2 ohm-cm resistivity was performed at various beam
currents ranging from 0.05 to 0.4 mA. Nitrogen ions were
distributed over a strip of about 3 cm x 5 cm at the central
portion of the wafers. The dosage used was either at a fixed
value of 1.2 x 1018 cm-2 for the study of the beam current
effect, or at fractions of this value for the study of the
dosage effect. Wafer scanning speeds of 0.0086, 0.086 and 0.26
2cm/s were used to study the wafer scanning effect. The wafer
temperature during implantation was found from the input power-
wafer temperature calibration curves (Figure 2.7). (For example,
at a scanning speed of 0.0086 cm/s, the local peak wafer
temperatures at the beam spot were found to be about 300, 600,
800 and over 1200°C for the beam currents of 0.05, 0.15, 0.2 and
0.4 mA, respectively.)
5. Chemical cleaning
6. Furnace annealing: 1200°C 2-10h, 1300°C 2h
Isothermal anneals after implantation were performed in nitrogen
at 1200 and 1300°C for 2-10 hours.
For the implant conditions, the dose should have
deterministic effect on the formation of the buried nitride
layer. If the. dose is too low (under stoichiometric), a
continuous silicon nitride layer should not be formed because of
the shortage in nitrogen atoms. If the dose is too high (over
stoichiometric), it has been demonstrated that under certain
implantation conditions [C3, K5, P3], there will be an excess
nitrogen atoms (molecules) trapped in the nitride layer even
after high temperature annealing which is undesirable concerning
the stability of the nitride layer. However, it has also been
reported that a continuous buried nitride layer with abrupt
interfaces can be formed by nitrogen implantation at a dose
(7.2El7/cm2, 200keV [Hl]) considerably less than that would be
2required to directly synthesize stoichiometric Si3N4 after post-
implantation annealing. This is probably due to the rapid
redistribution of the implanted nitrogen against the macroscopic
concentration gradient.
The other two important implantation parameters include the
beam current which controls the input power and hence the in-situ
ion beam heating, and the wafer scanning conditions which affect
the temperature cycling effect. Because of the high in-situ ion
beam heating, it is conceivable that significant dynamic effects
including diffusion and chemical reaction may occur during
implantation. Moreover, when the heating is only over a short
period (high wafer scanning speed), it resembles some kind of
rapid thermal annealing. When the heating is sufficiently long
(low wafer scanning speed), it is similar to a uniform wafer
temperature implantation. It has been reported that when the
wafers are implanted at an elevated uniform temperature of about
300-350°C, the top silicon surface will remain monocrystalline
through the self-annealing process and the underneath silicon
layer can then be recrystallized back to single crystal by solid
phase epitaxy upon annealing [B2]. If the wafer temperature
during the high dose implantation is too low, the substrate will
become amorphous up to the surface and this amorphous layer will
only become polycrystalline upon annealing.
The implant conditions can also be represented by three
independent parameters: the dose, the implant (wafer) temperature
2and the dose rate. The latter two parameters can be separated
and studied only if there are wafer temperature control (wafer
heating or cooling) facilities which are quite difficult for high
beam current (high in-situ heating) implantations.
The heat treatment after nitrogen implantation is required
to provide the activation energy for the formation of the silicon
nitride structure. It is used to repair the damage in the nitride
layer, silicon-silicon nitride interface and surface silicon
layer, and to crystallize the relatively nitrogen free surface
silicon layer. Customarily, conventional resistively-heated tube
furnace annealing at temperatures of 1100-1200°C for 2 hours in
nitrogen or inert gas ambient is employed. However, annealings
with temperature higher than'1200°C' are currently hot research
topics [C4, C5, M6, M7, R3, V1, M12]. It has been reported in
buried oxide SOI structure investigation [C4, CS], the qualities
of the surface silicon films, Si/Si02 interfaces and the buried
oxide layers after post-implant annealing at temperature higher
than 1300°C are found to be greatly enhanced in comparison with
those obtained after conventional annealing at 1150-1200°C. High
quality single crystal surface silicon layer with low dislocation
density and properties similar to the silicon substrate is found
and extends to the buried oxide with atomically sharp Si/Si02
interfaces [C5]. It is also believed that the most significant
development since the discovery of buried oxide SOI technology is
probably the application of high temperature annealing. For
buried nitride SOI, a well defined layer of single crystal Si3N4
2with abrupt Si/Si3N4 interfaces-has also been reported after
1405°C/30 min annealing [H1].
There are many problems that should be solved for the
application of high-temperature annealing to buried nitride SOI.
One of the major difficulties is the design and construction of
the specialized high temperature and high power wafer annealer
(usually built-up by tungsten halogen lamps array). In fact, due
to this problem, the necessity of annealing buried oxide
structures at temperatures in excess of 1300°C to get good
quality SOI substrates is also a major disadvantage of this SOI
technology. The other problems are the increase in wafer warpage
and impurity-cross contamination and the effect of the high
temperature annealing (highest annealing temperature achieved is
around 1412°C which is the melting point of silicon) to the
buried nitride SOI may be different from the buried oxide
structure. In our laboratory, the construction of high
temperature annealers using graphite heaters (in vacuum) and
tungsten halogen lamps system (in air) are being attempted.
However, these are rather long term projects (see also chapter 6:
Suggestions for Further Work) and in this thesis, only the
results from conventional quartz-tube furnace annealing of
1300oc/2h will be presented
2.3 CHARACTERIZATION METHODS
The buried nitride samples for the characterization were cut
2from the central portion of the nitrogen implanted region with an
area of about 5x5 mm2 to avoid nonuniformity at the fringe
regions.
The phase (structure) of the nitride layers was found by
infrared absorption and glancing angle x-ray diffraction. The
infrared (IR) absorption spectra were measured by a Beckman
Acculab double beam infrared spectrophotometer with a matched
unimplanted silicon wafer as a reference. The glancing angle x-
ray diffraction patterns were obtained using a monochromatic CuKa
x-ray beam from a Philips type PW1008 x-ray generator. The
experimental geometry was similar to the Read camera
configuration [R4, L1] commonly used in glancing angle x-ray
diffraction studies of thin films. The sample was properly
oriented so that the incident beam was impinging at an angle of
150 to the sample surface.
Refractive index and thickness-of the nitride layers were
measured by Gaertner L117 ellipsomter (laser wavelength 632.8 nm,
incident angle 700). Before the measurements, the surface silicon
layer was etched away by a planar silicon etch (HN03:CH3000H:HF=
15:5:2 [D2]) which will attack silicon and not silicon nitride.
Ellipsometric measurements were made over different positions on
the nitride surface and only the average results were used. In
the calculation of refractive index and thickness, a simple two
layer model was assumed. The thickness of the nitride layer was
also measured and checked by both optical and scanning electron
2microscopy (Cambridge Stereoscan 250 and Cambridge S90 SEM) in
conjunction with 30 angle lapping.
The electrical characteristics of the buried nitride layers:
leakage current density at 10 V and 50 V bias, breakdown voltage,
breakdown field, resistivity, dielectric constant and interface
charge density were derived from studies of metal-nitride-
semiconductor (MNS) capacitors. Each MNS capacitor had two
aluminum (Al) electrodes (1 micron thick): the Al front contact
dot deposited over the nitride surface and the Al back (ohmic)
contact to the silicon substrate. The metal circular dot area was
0.002 cm2 and was prepared by evaporating Al through a chromium
shadow mask. The back contact was formed by evaporating an
unpatterned Al layer and then heat treated in 425°C for 30 min
for ohmic contact formation. The I-V characteristics of the MNS
capacitors (nitride layers) were measured using Hewlett-Packard
5358A voltmeter and Keithley 602 high sensitivity current meter.
The C-V characteristics of the capacitors were made using an
automatic C-V plotter from Hewlett Packard (Model 565, f= 1
MHz). For each nitride formation condition, at least five
capacitors were characterized.
The glancing angle x-ray diffraction technique was also used
to check the crystallinity of the surface silicon layer. Diluted
Wright etch( 1 part Wright Etch [W1] in 1 part deionised water)
was used to delineate the defects in the surface silicon layers
and the crystal quality. For each implantation condition, the
2buried nitride SOI structure was etched for about 10 sec to 2 min
and the defect level was estimated by taking the average number
of dislocations inside an area of about 0.3 cm2 for a number of
samples. The dislocations were observed and identified by both
optical microscopy (OM) and scanning electron microscopy (SEM).
Some samples were also etched in diluted KOH solution prior to
SEM observations to test the crystallinity of the surface silicon
layer.
OM and SEM preceded by appropriate preferential chemical
etching of the sample is one of the most widely used methods of
defect characterization in silicon. The technique provides the
most rapid means of evaluating the degree of crystal imperfection
as well as determining the type of defects present. Defect
densities in silicon crystals are low enough that individual
etched defects can be resolved well for identification purposes.
The limitations of the methods are the detailed structure of the
defect can not be determined, identification of impurities
associated with the defect is not possible, and, due to the
limited resolution of the technique, crystallographic and
structural details can not be obtained. Also, this method is
essentially a surface technique and properties of the bulk of the
crystal are difficult to determine.
Van der Pauw-type measurements [V2] were conducted using low
values of current and magnetic field (I=0.1-1.0 mA B=0.3-0.5 T)
to find the average resistivity (carrier concentration) and
2average Hall mobility of the surface silicon layer. The current
was provided by a Keithley 225 constant current source and the
output Hall voltage was measured by a Hewlett-Packard 5358A
differential voltmeter with very high input impedance connected
to the sample contacts. Ohmic contacts were made by thermally
evaporating an aluminum film onto the surface silicon surface,
defining the contacts at the four corners of the sample (0.5x0.5
or lxl cm2) by photolithography and contact annealing in
nitrogen. The sheet resistivity (resistance) was also checked by
the standard four point probe method.
Temperature dependence of Hall mobility using Van der Pauw
type measurements were conducted on buried nitride SOI samples
(0.2 and 0.4 mA, 7.2E17/cm2, 1200°C/2h) and non-nitrogen
implanted samples using low values of current and magnetic field
(I= 0.1- 0.5 mA and B= 0.3-0.5 T) over temperature range 77 K
to room temperature (300 K). (The investigation of the transport
properties of SOI structures are quite difficult due to the very
high resistance in the thin surface silicon films. However, in
our buried nitride SOI structures, the surface silicon layers are
found to be highly doped with nitrogen and the measurement is
easier.) The setup was similar to that of the Hall measurement
except the sample stage was immersed in liquid nitrogen. The
sample was cooled to liquid nitrogen temperature (77 K) first and
then warmed up gradually to room temperature (300 K) by the
ambient temperature. The temperature rise was slow enough to
allow stable measurements of Hall voltage.
2Standard DC photoconductivity decay (PCD) method was
performed on the same sample to measure the minority carrier
recombination lifetime. A Strobotac 1531 xenon lamp electronic
stroboscope (General Radio Co.) with a light pulse of about 1 us
and intensity of about 1000 lux was used as the light source to
generate excess carriers in the surface silicon layer and an
Tektronics oscilloscope was used to measure the decay time. The
decay of the injected minority carrier in the surface silicon
layer was transformed into a voltage signal decay by a constant
current. The lifetime was measured to be the time required for
the photo-induced voltage pulse amplitude to decay to 1/e of its
starting value.
2.4 PRELIMINARY RESULTS
As this is the first attempt to produce buried nitride SOI
structure using the stationary beam implantation method (with
cycling wafer temperature), a preliminary experiment has been
performed. A fairly high in-situ heating implantation condition
(beam current of about 0.3-0.4 mA and a linear wafer scanning
speed of'about 0.0086 cm/s) was used in order to restrain the
build-up of radiation damage and preserve the crystallinity of
the surface silicon layer. The dose was 1.2E18/cm2 and the post-
implant annealing was at 1200°C for 2-10 hours in N2 ambient. The
local peak temperature during the implantation run was estimated
(from the wafer temperature calibration curves) to be over 1200°C
2while the lowest temperature was around 200°C.
The IR transmission spectra for the buried nitride samples
are plotted in Figure 2.8 where the spectrum of a CVD nitride
sample is also included for comparison. The peak at 1100 cm-1 for
the CVD nitride sample is due to the Si-0 bonds [P2]. For the
buried nitride samples, an absorption band was observed in the
wave-number range 800-1000 cm-1. This absorption band is an
indication of the existence of a silicon nitride layer. The shape
of the spectra is similar to those reported in the literature,
and the absorption peak also slightly shifts toward higher wave
numbers and sharpens with increasing annealing time, in general
agreement with the findings of previous studies [D2, Ti, B1].
However, there is one apparent difference between the spectrum
for our as-implanted sample and those for the as-implanted
samples of other groups. While a broad absorption band around
800 cm-1 corresponding to amorphous silicon nitride was found by
previous investigators, the spectrum we obtained for the as-
implanted sample shows a sharp absorption peak at 900 cm-1. This,
together with the shoulder at 1045 cm-1, which emerges as a sharp
peak characteristic of crystalline Si3N4 when annealing time
increases, suggests that the nitride layer of our as-implanted
sample is partially crystallized. The partial crystallization of
the nitride layer in the as-implanted sample is most likely due
to the high temperature in-situ annealing during implantation.
This also supports our estimate of a local peak temperature of
over 1200°C at the beam spot since it was found that crystallites
2of alpha-Si3N4 were formed only after a 1200°C anneal [B1].
The optical and scanning electron micrograghs for the 3
degree lapped sample is shown in Figure 2.9d and Figure 2.9a-c
respectively. Figure 2.9a is a bird's-eye view with key in
Figure 2.9c and Figure 2.9b is a magnified view where the top
residual silicon and the underneath buried nitride layer are
clearly seen and their thicknesses determined to be 220 and
330 nm respectively. From Figure 2.9b, the silicon-silicon
nitride interface roughness is also readily determined. The upper
interface roughness is about 20 nm and that of the lower
interface is about 10 nm. The etch pits of the samples (Figure
2.10) after etching in KOH for a few minutes were also observed
by SEM to be all of rectangular shape showing that the top
residual silicon layer is monocrystalline with crystal
orientation identical to that of the 100 substrate.
The effective refractive index of the nitride layer was
determined to be 2.6 -2.7 by ellipsometry measurements. The
thickness of the nitride layer was also determined by this method
to be 320 -330 nm consistent with the value deduced from SEM
observations on the bevelled samples.
A leakage current density of 6.3 x 10-5 A/cm2 at a voltage
of 10 V was found. The breakdown voltage has also been determined
to be 100 V by using a Philips transistor curve tracer PM6507
as in a leakage current and breakdown voltage measurement for a
2diode. From these data and a thickness of 330 run the resistivity
and the breakdown electric field strength of this buried nitride
layer are found to be 5 x 109 ohm-cm and 3 MV/cm,
respectively. It has also been found that the sheet resistance of
the top residual silicon layer for the unannealed samples is
higher than 10 kohm/square. For the annealed samples, a value of
about 5 kohm/square was found. This value corresponds to a
resistivity of about 0.1 ohm-cm in the surface layer. From the
thermoelectric probe measurement, the top Si layer was found to
be n-type. As the substrate used was 1-2 ohm-cm p-type silicon,
the residual silicon layer must have been doped by the implanted
nitrogen ions.
Table 2.2 summarizes the processing conditions and results
of this work with those of several recent works. It is clearly
seen that in this preliminary investigation, the material quality
of our sample is at least comparable to those reported in the
literature which are produced with the beam scanning
configuration. For example, the electrical properties of the
nitride layer of our sample agree well with those reported by
Bourguet et al. [B1], but the top residual silicon layer of our
sample is single crystalline in contrast to a polycrystalline
layer obtained by them. The resistivity of the nitride layer
obtained by Kreissig et al. [K2] has a much higher value of
1014- 1015 ohm-cm which is comparable with that for CVD nitride,
but the residual silicon layer of their sample consists of a
heavily damaged transition region of about 220 nm near the
2silicon-nitride interface and a surface layer of 200 nm with
lower damage level. On the other hand, the upper silicon-silicon
nitride interface roughness of our sample was determined to be
about 20 nm and that for the lower interface about 10 nm which
are both very abrupt. Hemment et al. [H1] estimated the values of
10 and 5 nm for the upper and lower interface roughness for their
sample but the thickness of their nitride layer was also
estimated to be only about half our value. Moreover, no data on
the electrical properties of the nitride layer for their sample
have been reported.
We have shown that the buried nitride SOI structure can be
achieved by nitrogen implantation into silicon with a stationary
beam and under temperature cycling implantation conditions. The
material quality of the structure is comparable to those of
samples prepared by other work. We shall then study the process
dependence, of the buried nitride SOI structure and the results
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TABLE 2.2 A comparison of the processing conditions and results
of the buried nitride experiments of several similar works and
this preliminary work





















Fig.2.2a. Extrion 200-1000 implanter system schematic (top-view).ii
A. The terminal. The ion source, extraction, analyzer and high
voltage sections are also shown.
B. The implant chamber. The rotational and translational motion
of ferris wheel during implantation is also shown
schematically.
C. The control console.
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Fig.2.2b. Photograph of the internal configuration of the end
station chamber showing the ferris wheel and the 13 wafer slots
(the wafer holders have been taken out). The Farday cup (and beam
slit) is at the left side and the diffusion pump is at the bottom
of the photograph.
Fig.2.3. Analyzer spectrum for high purity nitrogen gas used in
this buried nitride SOI structure investigation. Y coordinate
is beam current and x coordinate is analyzer current.
N+ N+ 2
Fig.2.4a. Photograph showing the different wafer holders. Also
shown are the implanted buried nitride silicon wafers.
Upper left: 2 inch.
Upper center: 3 inch.
Upper right: 4 inch (with IC devices fabricated already).
Fig.2.4b. Photograph showing the wafer heater and the modified
implant chamber door.
A. Tungsten-halogen lamp heater.
B. Filament heater.










Fig.2.5. Schematic diagram showing the experimental setup for
the wafer temperature calibration. The thermocouple wires can be







Fig.2.6. Typical thermal voltage (wafer temperature) output duri
high and low wafer scanning frequency nitrogen ion implantation.
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Fig.2.7. Results of the wafer temperature (Tav: average,
Tmax: maximum, Tmin: minimum) calibration at various wafer
scanning frequencies and input power,
o wafer scanning speed =0.26 cms
o wafer scanning speed = 0.086 cms





































Fig.2.8. Infrared absorption spectra for the as-implanted and
annealed samples of silicon implanted with 150 keV N+ ions at a
-to _ O
dose of 1.2 x 10 cm with a stationary beam. The annealing
time for each curve is as marked. The spectrum of a CVD nitride
sample is also shown for comparison.
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Fig.2.9. Scanning electron micrographs of the bevelled sample: (a)
A bird's-eye view with key in (c). (b) A magnified view showing
the surface, the top residual silicon layer, the buried nitride
layer and the substrate. As the sample is bevelled at an angle of
3°, the 4 um marker actually represents a depth of 210 nm. (c)
key of (a).
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Fig.2.9d. Optical micrograph of the bevelled sample in
Fig.2.9a-c. The buried nitride SOI structures are clearly seen.
A. The silicon surface.
B. The surface silicon layer.
C. The buried nitride layer.
D. The silicon substrate.
D
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Fig.2.10. Scanning electron micrograghs showing the KOH etch pits.
A. From the etch pits, the orientation of the surface Si layer
is found to be 100 (same as the Si substrate).
B. Close view of a typical etch pit. The underneath buried
nitride layer can also be seen.
3CHAPTER 3
PROCESS DEPENDENCE OF THE BURIED NITRIDE LAYER
In this chapter, the effect of the implant (dose, beam
current and wafer scanning) and post-implant (annealing)
conditions to the formation and properties of the buried nitride
layers will be studied.
3.1 FORMATION OF THE BURIED NITRIDE LAYER
3.1.1 Effect of Beam Current and Dose
The IR transmission spectra tor some of the buriect nitride
samples are plotted in Figure 3.1. All these spectra show an
absorption band in the wave-number range 700-1000 cm-1 which is
an indication of the existence of a silicon nitride layer. Figure
3.1 (a) and (b) show respectively the spectra for the as-
implanted and the annealed samples prepared using different beam
currents as marked and at a dose of 1.2 x 1018 cm-2. It is seen
that when prepared using low beam currents (0.05 and 0.15 mA, and
therefore 600°C peak implant temperatures), the spectra for the
as-implanted samples show broad absorption band similar to that
of CVD silicon nitride indicating the presence of amorphous
silicon nitride layer in these samples, but the spectra for the
annealed samples show three clear peaks at 850, 890 and 930 cm-1,
respectively, as a result of crystallization of the buried
nitride layers after annealing in nitrogen at 1200°C for two
3hours. These four spectra agree well with the findings of
previous studies [D2, Ti, B1].
However, markedly different features are observed in the
spectra for samples prepared using higher beam currents. Consider
the spectra for samples prepared using a beam current of 0.4 mA
(1200°C local peak implant temperature) first. The spectrum for
the as-implanted sample shows a fairly sharp absorption peak
around 900 cm-1 and a shoulder at 1040 cm-1. After annealing, as
shown in the spectrum for the annealed sample, the shoulder at
1040 cm-1 develops into a small peak and the peak at 900 cm-1
sharpens only slightly, indicating that the buried nitride layers
in these samples are most likely crystallized to quite a large
extent as-implanted. A recent study on the infrared absorption of
silicon nitride [W2] reported that while absorption peaks beyond
wave number 700 cm-1 were observed at 855, 874, 895, 909, 935,
995 and 1040 cm-1 for crystalline alpha-phase Si3N4, only peaks
at 910' 985 and 1040 cm-1 were observed for beta-phase Si3N4.
This suggests that the nitride layers for the high current (high
implant temperature) samples may be crystallized in the beta-
phase but those for the low current (low implant temperature)
samples must be crystallized in the alpha-phase. This is in fact
confirmed by the x-ray diffraction patterns shown below.
For samples prepared using an intermediate beam current of
0.2 mA (800°C local peak implant temperature), it is seen that
the shapes of the spectra both for the as-implanted and the
3annealed samples show signs of transition from the low current
(low implant temperature) case to the high current (high
implant temperature) case. When compared with that of the low
current (low implant temperature) sample, significant sharpening
as well as shifting towards higher frequencies of the absorption
band are observed in the spectrum for the as-implanted sample,
suggesting the occurrence of in-situ crystallization in the
buried nitride layer during implantation at this beam current. On
the other hand, the shape of the spectrum for the annealed sample
also clearly shows that it is a combination in some way of the
corresponding spectra for the low current (low implant
temperature) and the high current (high implant temperature)
samples indicating the co-existence of alpha-Si3N4 and beta-Si3N4
in this sample.
Figure 3.2 shows some of the x-ray diffraction patterns for
the buried nitride samples. From the diffraction patterns, the
crystal structure of the silicon nitride layer is identified and
the (hkl) indexes for the diffraction rings of the
polycrystalline nitride are found [H2]. Figure 3.2(a) shows the
diffraction pattern for the annealed sample prepared using a beam
current of 0.05 mA (<300°C implant temperature), and Figure
3.2(b) and (c) show respectively the patterns for the as-
implanted and the annealed samples prepared using a beam current
of 0.15 mA (<600°C implant temperature). The diffraction pattern
for the as-implanted sample prepared using a beam current of
30.05 mA is similar to that as shown in Figure 3.2(b) where no
diffraction ring is observed indicating that the buried nitride
layers in the as-implanted samples prepared using low beam
currents (and therefore low implant temperature) are indeed
amorphous. On the other hand, rings corresponding to alpha-Si3N4
are observed both in Figure 3.2(a) and (c). We conclude that the
buried nitride layers in these samples are polycrystallized
mainly in the alpha-phase after annealing, consistent with the IR
results. Additional diffraction rings corresponding to
polycrystalline silicon are also observed in Figure 3.2(a)
indicating that the top residual silicon layer is
polycrystallized. This is not surprising because for a beam
current of 0.05 mA, the local peak temperature during
implantation due to in-situ ion beam heating is estimated to be
only about 300°C which is not sufficient to prevent the entire
top silicon layer from becoming amorphous so that a single
crystal top layer cannot be recovered after annealing. But this
ring is'not observed in Figure 3.2(c) as well as in all patterns
for the annealed samples prepared using a beam current of 0.15 mA
or above, indicating that the top silicon layers for these
samples remain single crystalline after annealing.
The patterns for the as-implanted and the annealed samples
prepared using a beam current of 0.2 mA (800°C local peak implant
temperature) are shown in Figure 3.2(d) and (e), respectively.
It is seen that while only rings characteristics of beta-Si3N4
are observed in the diffraction pattern for the as-implanted
3sample, rings characteristics of alpha-Si3N4 and beta-Si3N4 are
both observed in that for the annealed sample. These patterns
clearly demonstrate that in-situ crystallization of the buried
nitride layer mainly in the beta-phase occurs during implantation
at this beam current and further crystallization of silicon
nitride in both phases occurs during post-implantation annealing.
Figure 3.2(f) and (g) show respectively the diffraction
patterns for the as-implanted and the annealed samples prepared
using a beam current of 0.4 mA. However, diffraction rings
corresponding to beta-Si3N4 are clearly observed both in Figure
3.2(f) and (g), in contrast to the few hardly resolved rings
corresponding to alpha-Si3N4, showing that for samples prepared
using a beam current of 0.4 mA (>1200°C local peak implant
temperature), the buried nitride layer is indeed highly
crystallized as-implanted, and crystallized mainly in the beta-
phase both for the as-implanted and the annealed samples. A very
weak diffraction ring corresponding to polycrystalline silicon is
also observed in Figure 3.2(f), suggesting that a small amount
of polycrystalline silicon is present in the top residual silicon
layer. However, this ring is not observed in the diffraction
pattern for the annealed sample indicating that the top silicon
layer is again single crystalline after annealing at 1200°C for
two hours.
Figure 3.3(a) and (b) show respectively the IR transmission
spectra for the as-implanted and the annealed samples prepared
3using a beam current of 0.4 mA (>1200°C local peak implant
temperature) and at various dosage of 20, 40, 60, 80, and 100% of
the full dose of 1.2 x 1018 cm-2. From these spectra, it is
clearly .seen that the content of silicon nitride increases with
dosage as reflected by the development of the absorption band. It
is also observed that as the dosage increases, the shapes of the
spectra for the as-implanted samples transit gradually from one
resembling that of CVD nitride to that of the full dose high
current (high implant temperature) sample which is mainly poly-
crystalline beta-Si3N4. No in-situ crystallization can occur even
at this' beam current if the dosage is low( <40% of the full
dose, i.e. <5 x 10 17 cm-2). In other words, these spectra have
demonstrated that albeit the beam current (and therefore the
implant temperature due to ion'beam heating) is high, in-situ
crystallization occurs only at a relatively late stage of the
implantation when the accumulated concentration of nitrogen atoms
is sufficiently high. On the other hand, from the spectra for the
annealed samples, it is observed once again that if there is
existing beta-Si3N4, post-implantation annealing at 1200°C leads
to further crystallization of the silicon nitride in both phases,
but otherwise leads to crystallization of the silicon nitride
mainly in the alpha-phase.
IR transmission spectra for the as-implanted and the
1200°C/2h annealed samples prepared using a beam current of 0.2
mA and at various doses of 60, 80 and 100% of 1.2E18/cm2 have
7also been measured. Transition from alpha to alpha-beta phase
silicon nitride, similar behaviour as the 0.4 mA nitride samples
with doses of 40-60% 1.2E18/cm2, has been observed.
The correlation between the x-ray diffraction patterns and
the IR spectra for these samples is similar to that between
Figure 3.1 and Figure 3.2. The diffraction patterns for the as-
implanted low dose( 40% of the full dose) samples are similar
to that of Figure 3.2(b) where no ring is observed showing that
no in-situ crystallization of silicon nitride occurs in these
samples. Nor is there any diffraction ring observed in the
pattern for the annealed sample prepared at the lowest dose of
20% of the full dose, though the first sign of emergence of peaks
characteristics of alpha-Si3N4 do appear in the IR spectrum. This
suggests that the formation of alpha-Si3N4 during post-
implantation annealing at 1200°C is very scarce in samples
prepared by nitrogen implantation at 150 keV at this low dose. In
contrast, as shown in Figure 3.4(a), discontinuous sections of
rings characteristics of alpha-Si3N4 are observed in the
diffraction pattern for the annealed sample corresponding to a
dose of 40% of the full dose. This shows that alpha-Si3N4
crystallites have indeed been formed probably with some
preferential direction in this sample during annealing.
The diffraction patterns for the as-implanted samples
corresponding to doses of 60 and 80% of the full dose are shown
in Figure 3.4(b) and (c), respectively. It is seen that in
3Figure 3.4(b), only two principal rings characteristics of beta-
Si3N4 are just able to be resolved showing the first sign of the
occurrence of in-situ crystallization of beta-Si3N4. In contrast,
in Figure 3.4(c), not only rings characteristic of beta-Si3N4
are clearly identified, rings corresponding to alpha-Si3N4 and
poly-crystalline silicon, though with much less intensity, are
also observed. The pattern for the annealed sample prepared at
dose of 60% of the full dose is similar to that of Figure 3.2(e)
where rings corresponding to alpha-Si3N4 and beta-Si3N4 are both
present with similar intensity. On the other hand, the pattern
for the annealed sample prepared at dose of 80% of the full dose
is similar to that of Figure 3.2(g) where rings for beta-Si3N4
are clearly observed in contrast to the few hardly resolved rings
for alpha-Si3N4. Moreover, rings corresponding to polycrystalline
silicon are not present showing that a single crystal top silicon
layer has been recovered after annealing.
It is concluded that both alpha and beta phase silicon
nitride can be formed in the buried nitride layers depending on
the implant conditions, instead of alpha phase nitride which is
reported by the previous studies. The effect of the beam current
and dose to the formation (phase) of the buried nitride layer can
be summarized in Table 3.1.
3TABLE 3.1 Buried Nitride Layer Formatio.
0.0086 cm/s, 1200°C/2h
Beam Current (mA)






a: mainly alpha phase (poly-crystalline) silicon nitride
is formed
b: mainly beta phase (poly-crystalline) silicon nitride
is formed
a-b: both alpha and beta phase silicon nitride is formed
-: amorphous silicon nitride
33.1.2 Effect of Wafer Scanning and Annealing
The effects of the wafer scanning conditions to the phase
formation of the buried nitride layers can be summarized in Table
3.2. IR and x-ray characterizations have been used in the
analysis of the buried nitride structures. It can be seen that
although the in-situ wafer heating during implantation are quite
different, the wafer scanning speeds basically do not have any
effect on the phase formation of the nitride layer, except for a
beam current of 0.2 mA where alpha and beta or alpha phase
silicon nitride respectively is formed after annealing depending
on the linear wafer scanning speed. This is probably due to the
fact that for a beam current of 0.2 mA where the in-situ
recrystallization of nitride layer into beta phase silicon
nitride is critical, the ion beam heating for the scanning speeds
of 0.26 and 0.086 cm/s are lower than that of the 0.0086 cm/s.
Hence no beta-phase nitride can be formed during the implantation
processA* and the nitride layers only recrystallize into alpha
phase silicon nitride after annealing. In fact, for the buried
nitride samples with wafer scanning speeds of 0.086 and 0.26
cm/s, the in-situ recrystallization of the buried nitride layers
in the beta phase is found to first occur at higher beam
currents of about 0.25 and 0.3 mA respectively, where the ion
beam heating is also higher.
On the other hand, the 1300°C/2h post-implantation annealing
is found to have little effect on the nitride phase formation and
3the buried nitride layers prepared using different implantation
conditions are found to have similar nitride phase after the
1200°C/2h and 1300°C/2h annealing. This indicates that for a
sufficient amount of implanted nitrogen atoms (dose), the beta
phase nitride formation is mainly depended on the in-situ
recrystallization of the buried nitride layer during the
implantation process. When there is no beta phase silicon
nitride present in the as-implanted buried nitride layer, the
post-implantation annealing of 1300°C is still not high enough to
affect the recrystallization of nitride layer into beta phase.
TABLE 3.2 Buried Nitride Layer Formation
1.2E18/cm2, 1200°C/2h
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Linear Wafer Scanning Speed (cm/s)
0.0086 0.086 0.26Beam Current (mA)




a: mainly alpha-phase silicon nitride is rormea
b: mainly beta-phase silicon nitride is formed
a-b: both alpha and beta phase silicon nitride is formed
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3.1.3 Effect of Dose Rate and Implant Temperature
We have shown in the previous sections that both alpha-Si3N4
and beta-Si3N4 can be formed in the buried silicon nitride layers
depending on the ion beam heating and dose. However, the fact
that in-situ crystallization of silicon nitride during
implantation occurs almost completely in beta-phase is difficult
to understand since it is known that the conditions required for
the formation of beta-Si3N4 from CVD nitride are much more
stringent than those required for the formation of alpha-Si3N4
[W2, E2]. (Recently, beta phase nitride precipitates have also
been observed in buried nitride SOI work with an implantation
temperature as low as 650°C [B2].) Our results also show that if
there is no existing beta-Si3N4 in the buried nitride layer, only
alpha-Si3N4 can be formed during post-implantation annealing at
1200 or 1300°C. To resolve this dilemma, we speculate that there
might be some profound dynamic effect (a combination of dose
rate and implant temperature) during implantation which favour
the nucleation of beta-Si3N4 during implantation, but under the
static condition of annealing at 1200°C, the formation of
alpha-Si3N4 dominates. In stationary beam implantation, due to
the large input power and high ion beam heating, it is very
difficult to control the wafer temperature during implantation
independently. Hence, it is not possible to separate totally the
dose rate and the beam heating (wafer temperature) effect.
However, experiments have still been attempted to determine the
relative importance of the implant temperature and dose rate to
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the formation of the nitride layer.
When considering the wafer temperature (T) and the dose
rate (DR), the following nitride formation relation is obtained
from the previous results: for low dose rate and low wafer
temperature, alpha silicon nitride is formed for high dose rate
and high wafer temperature, beta silicon nitride is formed
(Figure 3.5). In Figure 3.5, the wafer temperature is found from
the input beam power: for example, when the beam energy is 150
keV and the beam current is 0.4 mA, the input beam power is equal
to 150 keV x 0.4-mA which is 60 W and the wafer temperature can
then be found from the power-temperature curve (chapter 2) to be
about 1370°C. The dose rate, which is defined to be the implanted
dose per unit time or the implanted ion charge per area per time,
is simply found approximately by the ratio (beam current)/(scan
area), where the scan area is about 20 cm2 in our 50-mm-dia wafer
implantation experiment. Hence a beam current of 0.4 mA will
correspond to a dose rate of about 0.02*mA/cm2.
Table 3.3 summarizes the testing implantations for the dose
rate and wafer temperature investigation. The results in the
previous section are also listed (in brackets) for comparison.
N2+ ions have been used for implantation in order to have a
higher dose rate and the corresponding implantation dose was
adjusted accordingly. Also, we have assumed that the dose rate
for N2+ ion is double that for N+ ion and the wafer temperature
is only proportional to the input power.
3TABLE 3.3 Wafer Temperature And Dose Rate Study
linear wafer scanning speed= 0.0086 cm/s
IMPLANT CONDITIONS
Dose Wafer Dose RateEnergy keV Beam











3IR and glancing angle x-ray measurements have been
performed to determine the nitride phase of buried nitride
structures prepared by the testing implantations and the results
are also plotted in Figure 3.5. From the results, it can be seen
that for low wafer temperature (input power), no beta-Si3N4 is
formed in the buried nitride layer during the implantation
process regardless of the dose rate (beam current). The buried
nitride layer are amorphous and will only recrystallize into
alpha phase silicon nitride after the post implantation
annealing. As the wafer temperature or input power increases-(at
about 600°C), there exists a critical dose rate (about 0.008
mA/cm2) such that the buried nitride layer is found to
recrystallize mainly as beta-Si N4 when the dose rate is higher
than the critical dose rate. No beta-Si3N4 is formed when the
dose rate is lower than the critical dose rate. For high wafer
temperature and high dose rate, the buried nitride layer will
mainly r- recrystallize as beta-Si3N4 during the nitrogen
implantation process. As we are not able to perform high wafer
temperature and low dose rate implants for our stationary beam
implanter, we can not obtain a full understanding of the effect
of dose rate and wafer temperature to the buried nitride layer
phase recrystallization during implantation. However, it is more
reasonable to believe that for higher wafer temperature nitrogen
implant, there will also be a critical dose rate for the
recrystallization of buried nitride layer into beta phase
3polycrystalline silicon nitride and this critical dose rate
should be lower than that for the lower wafer temperature
implant. Hence we can still postulate a relation for the nitride
phase formation by projecting the curve (dotted line in Figure
3.5) to higher wafer temperature.
3.2 PROPERTIES OF THE BURIED NITRIDE LAYER
There are only very few reports [C6, Ti, B1, Zi] on the
material properties of silicon nitride films formed by ion
implantation. In this section, the effects of the implant (dose,
beam current and wafer scanning) and post-implant (annealing)
conditions to the properties of the buried nitride layers are
summarized. The investigation will be concentrated on the
physical, optical and electrical properties of the nitride
layers.
3.2.1 Effect of Beam Current and Dose
lne properties of the vuried nitide layers as a function of
beam current and dose are summarized in Table 3.4 and Table 3.5
respectively. The process dependence of the phase and structure
of the buried nitride layers have already been summarized in the
previous section.
The average refractive index of the nitride layers, as
reviewed by the ellipsometer, is found to range from about 2.0
(alpha-Si3N4) to 3.0 (beta-Si3N4). Error bar is about 0.1. For
beam currents of 0.05, 0.15, 0.2 and 0.4 mA (Table 3.4), the
3index values are 2.0, 2.4, 2.6 and 2.9 respectively. The index
values (from Table 3.5) for 0.2 and 0.4 mA nitride samples with
doses of 7.2E17, 9.6E17 and 1.2E18 cm-2 are 2.3, 2.6, 2.7 and
2.6, 2.6'and 2.9 respectively. All these values are in consistent
with the phase (alpha or beta) of the polycrystalline nitride
layers. The refractive index for chemical vapour deposited
silicon nitride is found to range from 2.0 to 3.0 depending on
the formation process [M8]. For nitride formed by nitrogen
implantation, the nitride layer is mostly found to be alpha phase
and the refractive index is about 2.0 [D1]. However., index values
as high as 4.0 has also been reported in lower nitrogen dose
implantation [Ti]. The refractive index value is a qualitative
measure of the microstructures of the nitride layer and is
affected by many factors.''It is also postulated that for silicon
nitride, higher refractive index (2.0) may be caused by a
silicon-rich film and lower refractive index (2.0) may be caused
by high oxygen impurities.
From ellipsometry, the average thicknesses of the nitride
layers for beam currents of 0.05, 0.15, 0.2 and 0.4 mA are about
350, 340, 330 and 300 nm respectively. Uncertainty is about 20
nm. From the results, it is found that within our experimental
conditions, the effect of beam current to the thickness of the
buried nitride layer is small. On the other hand, the nitride
thicknesses for 0.2 and 0.4 mA samples with doses of 7.2E17,
9.6E17 and 1.2E18 cm-2 are about 200, 330, 320 nm and 200, 320,
3300 nm respectively. The increase in buried nitride layer
thickness with dose (under stoichiometric) is as expected.
However, the similar thickness values for doses of 9.6E17 and
1.2E18 cm-2 may be due to many factors. The microstructure of
the nitride films might be different for films prepared by
different methods and hence affect the film thickness. The above
thicknesses are consistent with the published values of similar
studies. The nitride thicknesses as reported by other research
groups are about 300 nm [B1, K2] and 165-195 nm [C3, N2, Hl] for
a nitrogen dose of about 1.0-1.5E18/cm2 and 7.5E17/cm2
respectively.
The high frequency (1 MHz) normalized C-V plots are shown in
Figure 3.6. From the C-V characterization, the dielectric
constant (K) for nitride 'samples with different beam current and
dose are found to be about 5.6-6.1 by using the equation Co=
KEA/Tf. In this equation, Co is the maximum capacitance (about
33-36 pF for buried nitride layers prepared by beam currents of
0.2-0.4 mA, 0.0086 cm/s, 7.2-12E17/cm2, 1200°C/2h annealing), E
is the permittivity of free space, A is the area of capacitor
(about 0.002 cm2) and Tf is the nitride thickness (assume to be
300 nm). It is known that the value of the dielectric constant of
silicon nitride layer varies from 5 to 9 depending on the nitride
formation 0 techniques [M8]. Like the refractive index, the
dielectric constant is also a qualitative measure and depended
on many factors. The number of fixed nitride charge per unit
area (N) is also calculated by using the equation N= CoVfb/qA
3where q is the electronic charge and Vfb is the flat band voltage
shift. The result for N is also applicable to any sheet-like
charge that exists right at the nitride-silicon substrate
interface. From the comparison of the experimental C-V curve
(Figure 3.6B) with the theoretical C-V curve (Figure 3.6A), the
flat band voltage shift is estimated to be less than 5 V and the
charge density (in nitride or at the lower silicon-silicon
nitride interface) is less than 5E11/cm2. This is different from
the result of Zimmer et al. [Z1] where very high charge density
is found at the nitride-silicon substrate interface for their
buried nitride SOI structure. The experimental C-V curve also
shows a slight CV plot shift due to donor-like surface states,
suggesting that there might be some interface states (charges) at
the nitride-silicon substrate interface. An abnormal rise of
capacitance is observed at bias voltages of about -1 to 4 V in
some of the C-V curves, as shown in Figure 3.6C. The reasons for
the C-V change are not known yet and it is guessed that this
capacitance change may be caused by a high mobile charge density
inside the silicon nitride layer.
Steady state dark-current I-V characteristics for the 0.2,
0.4 mA (doses of 7.2E17, 1.2E18/cm2) samples are plotted (Figure
3.7) on a semi-log scale (log10 I vs V1/2). Within experimental
error, all the buried nitride layers are found to have similar I-
V characteristics and a non-linear relation of the form log I=
kVl/2 (k is a proportionality constant) is found in the bias
3voltage range of about 16 to 81 V. For bias voltage range of
about 1 to 16 V, the log I against V1/2 is also linear but with a
different (steeper) slope. The above I-V dependence can be
explained by the fact that in Si3N4 films, the conduction
mechanism does not obey the Ohm's law and the Frenkel-Poole
mechanism [F1] is obeyed instead. The conduction in nitride is
proportional to the thermal conduction of electrons or holes
which are developed by thermal ionization of trapping levels in
the Si3N4 film and are stimulated by the electric field. Similar
dark-current I-V characteristics have also been reported in
pyrolytic nitride-. by Kendall [K3]. Different slopes has' been
found in bias range of 20V and 20V for log I against V1/2 of
the pyrotic nitride and the effect has been explained by the
stacking fault model.Accordingto this model,the nitride /i,s consistedof three nitride traps: the interface traps, the deep
nitride traps and the shallow nitride traps. (The deep traps
may be due to stacking faults caused by the changing of alpha-
Si3N4 to beta-Si3N4 under the application of a high electric
field [K3].) For V 20V, the current will be flowing through all
the available traps and for V 20V, it will flow through the
shallow traps only. In other studies of buried nitride SOI
structures, Frenkel-Poole type conduction (log I= kV1/2) has
also been evaluated [K4, H3, S2].
The isolation properties of the buried nitride layer are
important parameters for silicon-on-insulator application. For
all the buried nitride layers, the leakage current density at 10
3V is found to range from 5E-6 to 5E-7 A/cm2. The leakage current
density at 50 V is about 5E-5 A/cm2. The corresponding
resistivity of the nitride layers at 10 V bias is. found to be
about 2E10 to 2E11 ohm-cm by assuming a nitride thickness of 300
nm. Buried nitride layers (amorphous) with a resistivity of lEl4-
1E15 ohm-cm comparable to the conventional produced Si3N4 have
been reported [K2, S2, H3, K4]. For crystalline Si3N4 produced by
ion implantation and 1200°C annealing, the reported resistivity
is mostly in the range of lE9-lEll ohm-cm [B1, Ti, B3]. Very
high resistivity of about 1E16 ohm-cm has also been found by
Skorupa et. al. [S3] where they attributed the high resistivity
to the absence of silicon grains and the stoichiometric nitrogen
dose. They have also found that for nitride layers prepared by
under-stoichiometric dose, the' layer would usually have low
resistivity, high silicon content inside nitride and rough
silicon-silicon nitride interfaces.
The breakdown voltages for the buried nitride layers with
doses of 9.6E17 and 1.2E18/cm2 are found to be higher than 100 V
and the corresponding breakdown fields are higher than 3 MV/cm.
For lower nitrogen dose (7.2El7/cm2), breakdown voltages of about
60-100 V are found. The breakdown fields for nitride layers
prepared by conventional CVD methods and ion implantation are
around 2-7 MV/cm [Al, Zl]. As our buried nitride layers are
crystallized in the polycrystalline phase, a high leakage current
might probably develop along the silicon nitride grain boundary
3and the breakdown voltage might also be lowered.
3..2.2 Effect of Wafer Scanninv and Annealing
The properties of the buried nitride layers prepared under
different wafer scanning conditions have also been studied. It is
found that the properties for nitride samples prepared using
wafer scanning speeds of 0.0086, 0.086 and 0.26 cm/s are all
similar and are directly related to the phase (alpha/beta) of the
nitride layer. Hence the effect of the wafer scanning conditions
to the properties of the nitride layers can be found by referring
back to the nitride phase formation.
Higher temperature post-implantation annealing should
improve the insulation properties of the nitride layers. However,
for our high temperature annealed (1300°C/2h) buried nitride
substrates, the electrical properties of the nitride layers are
found to be similar to the 1200°C/2h annealed samples. The effect
of 1200°C/2h and 1300°C/2h annealing to the microstructures of
the nitride layers may be so small that we can hardly find any
difference between the electrical properties of the samples.
Further higher precision experiments with more high temperature
annealed (1300°C or above) samples are desirable in order to
have a better understanding of the annealing effect to the buried
nitride SOI structure.
3.3 SUMMARY
The effects of implant (beam current, dose, linear wafer
3scan speed) and post-implant (annealing) conditions to the
formation and properties of the buried nitride layers have been
studied.
The following picture is obtained for the formation of the
buried nitride layer. If the in-situ heating (combined effect of
beam current and wafer scanning) is low, an amorphous silicon
nitride layer is formed when the dosage of implantation is
sufficiently high. This amorphous silicon nitride layer is then
crystallized in the alpha-phase after annealing in nitrogen at
1200 or 1300°C for 2 hours. On the other hand, if the in-situ
heating is high and when the concentration of nitrogen implanted
in the silicon wafer continues to increase, in-situ
crystallization of silicon nitride mainly in the beta-phase
occurs. The degree of this in-situ crystallization depends on the
in-situ heating as well as the dosage. Further crystallization
of the silicon nitride in both phases takes place during post-
implantation in nitrogen at 1200 or 1300°C for 2 h.
The buried nitride layers as prepared by different implant
and post-implant conditions are found to have good electrical
properties. The leakage current densities at bias voltages of 10
and 50 V are less than 5E-6 and 5E-5 A/cm2 respectively and the
breakdown fields are higher than 3 MV/cm. The conduction
mechanism in the nitride layer obeys the Poole-Frenkel model
(log I- kV1/2). The dielectric constant is about 6-7 and the
charge density at the nitride or nitride-silicon substrate
3interface is less than 5E11 ions/cm2 from C-V measurements. For
the other properties, the thicknesses of the buried nitride layer
are about. 200-330 nm depending on the implanted nitrogen dose
(7.2E17-1.2E18/cm2) and the refractive indexes are found to
range from 2.0 to 2.9.
TABLE 3.4 Properties of Buried Nitride Layer
Dose=l.2E18cm2 1200°C2h
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TABLE 3.5 Properties of Buried Nitride Layer
Dose= 60, 80, 100% of 1.2E18cm2, 1200°C2h
0.2 mA 0.4 mA
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Fig.3.1. Infrared absorption spectra for samples of silicon
, 18-9.
implanted with 150 keV N ions at a dose of 1.2 x 10 cm with
a stationary beam at various beam currents as marked: (a) as-































































Fig.3.2. X-ray diffraction patterns obtained at a glancing angle
of 15° using the Read camera configuration with filtered CuKQ
radiation for the buried nitride samples produced by 150 keV N+
1 O O
implantation into silicon at a dose of 1.2 x 10 cm using
different beam currents: (a) 0.05 mA, annealed, (b) 0.15 mA,
as-implanted, (c) 0.15 mA, annealed, (d) 0.2 mA, as-implanted,
(e) 0.2 mA, annealed, (f) 0.4 mA, as -implanted, and (g) 0.4
mA, annealed.
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Fig.3.3. Infrared absorption spectra for samples of silicon
implanted with 150 keV N+ ions with a stationary beam at a beam
current of 0.4 mA at various dosage as marked of 20, 40, 60, 80
and 100% of the full dose of 1.2 xlO18 cm-2: (a) as-implanted,


























































Fig.3.4. X-ray diffraction patterns for samples produced by
150 keV N+ implantation into silicon at a beam current of 0.4 mA
18 - 2
at various fractions of the full dose of 1.2 x 10 cm : (a)
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Fig.3.5. The effect of dose rate arid wafer temperature to the
X
phase formation of the buried nitride layer.
A. In this region, mainly alpha-Si-N is formed.
B. In this region, mainly beta-SiN is formed.
(The corresponding dose rates for beam currents of 0.1, 0.2, 0.3
and 0.4 mA are 0.005, 0.01, 0.015 and 0.02 mAcm respectively.
The corresponding wafer temperatures for input powers of 20, 40
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Fig.3.6. Normalized C-V plots of the buried nitride layer.
A. Theoretical C-V curve.
B. Experimental C-V curve (Co varies from 33 to about 36 pF).
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Fig.3.7. Semi-log plot of the steady state dark-current I-V
characteristics for the 0.2 and 0.4 mA nitride samples with doses
o
of 7.2E17 and 1.2E18cm . The slope changes at bias voltage
around 16 V.
4CHAPTER 4
PROCESS DEPENDENCE OF THE SURFACE SILICON LAYER
For buried nitride 5Ui structure Lo be a easiute 5111LV11
on-insulator contender technology for future VLSI applications,
the formation of a good crystal quality surface silicon layer is
a crucial consideration. In this chapter, we will summarize the
effects of implant (dose, beam current and wafer scanning) and
post-implant (annealing) conditions to the formation and
properties of the.surface silicon layers.
4.1 FORMATION OF THE SURFACE SILICON LAYER
4.1.1 Effect of Beam Current
We have shown in the preliminary experiment of section 2.4
that for a beam current of 0.3-0.4 mA (1.2E18 cm-2, 0.0086 cm/s),
a buried nitride structure with a single crystal surface silicon
layer (and with same crystal orientation as the substrate) will
be formed after 1200°C/2-10h annealing (using potassium hydroxide
etch method).
In chapter 3, it has been found from the glancing angle x-
ray diffraction patterns that for buried nitride SOI structures
prepared using beam currents of 0.15, 0.2 and 0.4 mA (1.2E18 cm-2
and 0.0086 cm/s), the top silicon layers will remain
monocrystalline after annealing. For a beam current of 0.05 mA,
4the top surface silicon layers will be polycrystallized. This is
due to the fact that for a beam current of 0.05 mA, the peak
local temperature during implantation is only about 300°C and
this in-situ heating is not sufficient to prevent the entire
silicon layer from becoming amorphous so that a single crystal
top layer cannot be recovered after annealing. For uniform
substrate heating, a temperature of about 350°C is known to be
sufficient to provide self-annealing during the high dose
nitrogen implantation process and a monocrystalline surface
silicon layer can be retained after annealing [Z1].
The dislocation density for the unimplanted wafer area
(shielded by metal mask during implantation), as reviewed by the
Wright etch technique [W1] and optical (and scanning electron)
microscopy .(see section 2•.3), is`found to be less than 104 cm-2.
This value agrees well with the wafer specification. For the 0.05
mA sample, the surface silicon layer is polycrystalline and is
highly defective. The corresponding dislocation density is larger
than 107 cm-2. The defect level for the 0.15 mA sample is of the
same order as the 0.05 mA sample and the surface condition of
part of the 0.15 mA sample before etching is in fact similar to
the 0.05 mA sample. However, for samples implanted with beam
currents of 0.2 mA and 0.4 mA( peak local temperature during
implantation: 800°C and 1200°C respectively), the defect level
is less than 104 cm-2 which is remarkably low. This suggests that
the 0.15 mA beam current value may be quite critical. Though the
peak local temperature during implantation for a beam current of
40.15 mA is about 600°C, slight fluctuation in beam current and
the large temperature cycling may affect the full
recrystallization of the surface silicon layer and we believe
that in certain areas of the 0.15 mA sample, the surface silicon
layer is indeed polycrystallized. However, the low defect level
for samples implanted with beam currents of 0.2 mA and 0.4 mA
implies that albeit the large temperature cycling effect, the
high temperature in-situ heating during high current implantation
not only can preserve the crystallinity but also reduce the
amount of residual damage at the surface [W3]. Table 4.1
summarizes the results of several recent works and this work.
Note that we have no intention to claim that our sample is the
best among the others. The samples of ref. (M4), (B4) and (H4)
could be just as good since their results are from XTEM by which
a dislocation density belows 107 cm-2 cannot probably be
measured.
In-summary, we have found that when the beam current is low
(0.05-0.15 mA) and hence the peak local temperature during
implantation is low, the surface silicon layer is highly
defective (>10 7 dislocations/cm2, after Wright Etch). When the
beam current is sufficiently high (0.2 mA and 0.4 mA), albeit the
large temperature cycling effect, a good quality surface silicon
layer (<10 4 dislocations/cm2) can be formed due to the high
temperature ion beam heating during implantation.
44.1.2 Effect of Temperature Cycling
The relationship among the dose rate and wafer heating
(temperature) during ion implantation and the crystallinity of
the surface silicon layer has long been an important research
topic. In our experiment, high beam current stationary beam is
employed and it is difficult to have temperature control on the
wafer during implantation. Hence the dose rate and the wafer
temperature effect can hardly be separated and only the beam
current, wafer scanning speed effect can be investigated.
The effects of temperature cycling (combined effect of beam
current and wafer scanning speed) to the formation of the surface
silicon layers were studied. The buried nitride SOI structures
were formed using the standard procedure and with different wafer
scanning speeds and beam currents. For a fast wafer scanning
speed of 0.26 cm/s (wafer scanning period about 40s), beam
currents of 0.15, 0.18, 0.2, 0.3 and 0.4 mA respectively were
used for implantation. For a slow wafer scanning speed of 0.086
cm/s (wafer scanning period about 125s), beam currents of 0.15,
0.18, 0.25 and 0.4 mA respectively were used. The doses for all
the samples were 1.2E18 N+/cm2. The crystallinity of the surface
silicon layer was checked by the glancing angle x-ray diffraction
technique and the Wright Etch.
For a fast wafer scanning speed of 0.26 cm/s, it was found
from the x-ray diffraction patterns that for beam currents of
0.2, 0.3 and 0.4 mA respectively, a single crystal surface
silicon layer could be restored after annealing. Polycrystalline
surface silicon layer was formed for beam currents of 0.15 mA and
0.18 mA. For a slow wafer scanning speed of 0.086 cms, beam
currents of 0.18, 0.25 and 0.4 mA respectively were found to
produce single crystal surface silicon layers and polycrystalline
silicon layer was found for a beam current of 0.15 mA after
annealing.
TABLE 4.2 Crystallinity of Surface Silicon layers
Dose: 1.2E18cm, Annealing: 1200°C2h
Beam Current mi










No actual test implantation has been carried out for
these samples. The results are from inspection.
4The crystallinity of the surface silicon layers as a
function of beam current and wafer scanning speed are summarized
in Table-4.2. For comparison, the results in section 4.1 are also
included. From Table 4.2, it can be seen that for buried nitride
SOI structure prepared under different temperature cycling
implantation conditions (different beam currents and wafer
scanning speeds), single crystal surface silicon layers can still
be retained. For wafer scanning speeds of 0.0086, 0.086 and 0.26
cm/s, beam currents higher than 0.15, 0.18 ,and 0.2 mA
respectively should be used for implantation so that single
crystal surface silicon layer can be retained after 1200°C/2h
annealing.
The dislocation density for the (0.26 cm/s, 0.15 mA)**,
(0.26 cm/s, 0.18 mA), (0.26 cm/s, 0.2 mA),. (0.086 cm/s, 0.15 mA)
and (0.086 cm/s, 0.18 mA) buried nitride samples are all found to
be higher than 1E7 dislocations/cm2. For the (0.26 cm/s, 0.3 mA),
(0.26 cm/s, 0.4 mA), (0.086 cm/s, 0.25 mA) and (0.086 cm/s, 0.4
mA) samples, surface silicon layers with dislocation density less
than lE4/cm2 are found. These results are similar to that of the
buried nitride samples with wafer scanning speed of 0.0086 cm/s
which are described in section 4.1.
(** In this notation, the first value is the wafer scanning
speed and the second value is the beam current. The dose is
1.2E18/cm2 and the annealing is 1200°C/2h.)
4The temperature cycling effect of our experiment can be
specified by the heating (scanning) period (T), the maximum wafer
temperature (Tmax), the average wafer temperature (Tav) and the
minimum wafer temperature (Tmin) (see also Figure 2.6 in chapter
2). The Tav is found by averaging the wafer temperatures over the
scanning period. The corresponding Tmax-Tav-Tmin obtained from
the power-temperature curve (section 2.4 of chapter 2) for the
critical buried nitride samples with dislocation density >1E7
and 1E4 cm-2 (and combining the results in the previous section)
are summarized in Table 4.3. Estimated error bar for the
temperatures is about 30°C.
From Table 4.3, we find that good quality (1E4 dislocations
cm-2) surface silicon layers can be formed provided the in-situ
heating during implantation is sufficiently high. This high in-
situ heating can be achieved by either a very high wafer
temperature for long heating period (samples 2 and 4) or high
average and minimum wafer temperatures (sample 6). For lower in-
situ heating, the temperature cycling effect may affect the full
recrystallization and the surface silicon layers will be highly
defective (samples 1, 3 and 5).
4TABLE 4.3 Temperature Cycling Effect
nnca• 118/cm2_ Annealing: 1200°C/2h
Scanning Speed (cm/s), Tmax-Tav-Tmin DislocationSamp1







Corresponding scanning periods for scanning speeds of 0.0086,
0.086 and 0.26 cm/s are 1250, 125 and 40 sec.
Corresponding dose rates for beam currents of 0.15, 0.18,
2
0.2, 0.25 and 0.3 mA are 7.5, 9, 10, 12.5 and 15E-3 mA/cm.
44.1.3 Effect of Dose and Annealing
For the buried nitride SOI samples in Table 4.3, lowering
the dose to 7.2E17/cm2 is found to improve the dislocation
density of the single crystalline surface silicon layer of
samples 1, 3 and 5 from 1E7 /cm2 to about 1E4-1E7 /cm2. For
samples 2, 4 and 6, single crystal surface silicon layers with
dislocation density less than lE4/cm2 (after Wright Etch) are
found for a dose of 7.2E17 N+/cm2. However, the dislocation
density of all the samples after 1300°C/2h post-implant annealing
is found to be similar to that after 1200°C/2h annealing.
It is well known that high post-implantation annealing
(>1200°C) can effectively drive out the impurities, lower the
defect density and repair the damage in the surface silicon
layers after high dose oxygen or nitrogen implantation [R3, C4].
Also, lowering the dose will lower the damage in the surface
silicon layer.
In this experiment, we are able to resolve accurately the
dislocation density down to about lE4/cm2 using the Wright etch
method (together with optical and scanning electron microscopy).
It is hoped that further higher resolution analytical
measurements such as high resolution transmission electror
microscopy can be employed to obtain more informations about the
low dose and high annealing effect to our samples.
44.2 PROPERTIES OF THE SURFACE SILICON LAYER
In this section, the effects of implant and post-implant
(annealing) conditions to the properties of the surface silicon
layers will be presented. The investigation will be concentrated
mainly on the buried nitride SOI structures with good crystal
quality surface silicon layers. The transport properties of the
silicon layers will also be studied.
4.2.1 Effect of Implant Conditions
The process dependence of the crystallinity.. aria crystal
quality of the surface silicon layers has already been summarized
in section 4.1.
The thicknesses of the surface silicon layers, as reviewed by
optical microscopy and scanning electron microscopy, are found to
depend mainly on the implanted nitrogen dose and are about 220
to 280 nm for doses of 7.2E17 to 12E17/cm2 (for beam currents of
0.2-0.4- mA, wafer scanning speeds of 0.0086-0.26 cm/s and 1200-
1300°C/2h annealing).
The electrical properties of the surface silicon layers with
low defect density( 1E4 dislocations/cm2) (wafer scanning
speed= 0.0086 cm/s and beam currents 0.2 mA wafer scanning
speed= 0.086 cm/s and beam currents 0.25 mA wafer scanning
speed= 0.26 cm/s and beam currents 0.3 mA) are summarized in
Table 4.4. All the good crystal quality surface silicon layers,
as reviewed by the four-point probe and Hall measurements, are
4found to have a n-type resistivity of about 0.04 to 0.1 ohm-cm
(sheet resistance 3 to 5k ohm/square) and are probably doped by
the implanted nitrogen ions. The corresponding active carrier
concentrations are found to be about 1E18 to 2E18 cm-3. For
nitride samples with highly defective( >1E7 dislocations/cm2)
surface silicon layers (wafer scanning speed= 0.0086 cm/s, beam
currents <0.15 mA wafer scanning speed= 0.086 cm/s and beam
currents <0.18 mA wafer scanning speed= 0.26 cm/s and beam
currents <0.2 mA), the sheet resistances are very high (5k
ohm/square). This is probably due to the partially
polycrystallized surface silicon layers.
Nitrogen related donor doping in buried nitride SOI
structure has been reported recently [D3]. The effective doping
generally exceeds 1E18/cm2 after 1200°C annealing, which is much
higher than previously reported nitrogen related doping, and is
most pronounced within the surface silicon layer adjacent to the
buried nitride region. It is reported'that this nitrogen related
conduction is associated with a lesser nitrogen content part of
Si3N4 forming implants and is presumed to be associated with
nitrogen complex formation.
The minority carrier lifetimes (recombination) in surface
silicon layers with low defect density are found to be about 40-
75 microseconds (from photoconductivity decay method). Lower beam
current samples (0.2-0.3 mA) are found to have lower carrier
lifetimes (40-50 microseconds). These lifetimes are rather high
4as compared with the recombination carrier lifetimes obtained
from other silicon-on-sapphire [R5] (0.05 microseconds from
bipolar base and transit time method) and buried oxide SOI
structures [M12] (5 microseconds from open circuit voltage decay
method). High generation carrier lifetimes (20-200 microseconds)
have also been reported in epitaxial silicon layers deposited on
buried nitride SOI structure [S4-5]. They found that the
mechanism responsible for the increase is due to the increase
gettering efficiency for heavy metals of a precipitation-rich
dislocation network in the high dose nitrogen implanted silicon
[S6-7].
The interpretation of PCD lifetime measurements is
complicated when trapping effects are present in the sample being
measured. Traps are energy levels or centers in the,band gap that
rapidly capture the light-generated excess carriers and release
them back into the conduction band at a much slower rate.
Consequently, trap sensitive materials '(i.e. materials containing
traps), which are most likely for surface silicon layers formed
by high dose and high energy ion implantation, might give rise to
anomalously long photoconductivity decay times not related to the
true carrier lifetime in the material.
The Hall mobilities (electron) are about 100-150 cm2/Vs for
all the nitride samples with low defect density. These mobilities
correspond to about 50% of the ideal value of silicon layer with
similar doping and the low mobilities are probably due to the
4implant damage and the high nitrogen donor concentration in th,
surface silicon layers.
4.2.2 Transport Properties
The investigations of the transport properties of SOI
structures are quite difficult due to the very high resistance in
the thin surface silicon films [C7]. However, in our buried
nitride SOI structures, the surface silicon layers have a high
conductivity and the measurement is easier.
Temperature dependence of Hall mobility using Van der Pauw
type measurements were conducted on buried nitride SOI samples
(beam currents= 0.2 and 0.4 mA, dose= 7.2El7/cm2 and 1200°C/2h
annealing) and unimplanted silicon substrates (50 mm-diameter,
<100>, 1-2 ohm-cm p-Si wafers) using low values of currents (I=
0.1- 0.5 mA) and magnetic fields (B= 0.3-0.5 T) over
temperature range 77 K to room temperature (300 K). The set-up
was similar to that of the Hall measurement except the sample
stage was immersed in liquid nitrogen bath. The sample was cooled
to liquid nitrogen temperature (77 K) first and then warmed up
gradually to room temperature (300 K) by the ambient temperature.
The temperature rise was slow enough to allow stable Hall
measurements.
The average Hall mobilities as a function of temperature (T)
of the buried nitride structures and unimplanted silicon
substrates are shown in the log-log plot of Figure 4.1. For
4unimplanted silicon layer, the Hall mobility first increases with
temperature, reaching a maximum at about T- 180 K and then
decreases to about 200 cm2/Vs at room temperature. For the buried
nitride .structures, the Hall mobility first increases with
temperature as T2/3 for the 0.2 mA sample and T1/2 for the 0.4 mA
sample between 77 and 180 K and then levels off at T around 300
K. The Hall mobilities (electrons) at 300 K for the 0.4 and 0.2
mA samples are about 90 and 150 cm2/Vs respectively. Lower
mobility values are found for the 0.4 mA sample probably due to
the higher carrier concentration. The average active carrier
concentrations are found to be about 1E18 and 2E18 cm-3 for the
0.2 and 0.4 mA samples and are almost constant with the
temperature.
The temperature dependence behaviour of the silicon
substrate is foreseeable since acoustic phonon scattering is
predominant. The dependence of the mobility of the surface
silicon-: layers, however, suggests that ionized impurity
scattering is still the dominant mechanism up to room
temperature. Similar behavior of Hall mobility has also been
observed for silicon-on-sapphire (SOS) films [C8, L2] and buried
oxide SOI structures [C7, W5, C9]. The temperature dependence of
the Hall mobility of the bulk silicon is similar to our result
and for the SIMOX layer [C7], the mobility is also found to be
proportional to T213. Like the SIMOX layers, our buried nitride
SOI structures results could also be explained by the existence
4of a non-homogeneous scattering mechanism which is caused by the
varying crystalline quality of the buried nitride SOI structure
from the silicon film to the buried nitride layer. Lattice
scattering (mobility decrease with T) predominates only in the
upper part of the film where the material quality is expected to
be equivalent to that of bulk silicon. However, near the silicon-
silicon nitride interface, ionized impurity scattering (giving a
mobility increase with T) dominates. This non-homogeneity also
explains why the measured mobility is much lower in SOI film than1
in unimplanted silicon.
4.2.3 Effect of Annealing
Recently, transport properties measurements on the buried
oxide SOI structure after high temperature post-implantation
annealing (1300-1340°C for 6 h) [C5] have shown that the quality
of the surface silicon layer is much improved. The buried oxide
SOI structure is much simplified and-the surface silicon layer is
quasi-homogeneous after the high temperature annealing. Very
high Hall mobilities (1250 cm2/Vs for electrons at 300 K) are
found and the properties of the surface silicon layer are similar
to those of the bulk silicon. Acoustic phonon scattering is
dominant and the interface parameters are more favorable than
after low-temperature anneals. In other buried oxide and nitride
work, higher annealing temperature and time has also been found
to result in a oxygen (nitrogen)-precipitate-free surface silicon
layers [R3, V1]. Hence, for the improvement of the buried nitride
4SOI microstructures, annealing temperature higher than 1200°C
(usual heat treatment temperature for buried oxide and nitride
formation) are highly desirable.
For our buried nitride SOI structures, after annealing in
quartz furnace at 1300°C for 2 h with flushing N2 gas (0.5
litres/min), the dopings in the surface silicon layers are found
to drop from 1-2E18/cm3 to about 1E17/cm3. However, the Hall
mobilities only change slightly from 90-150 to about 100-200
cm2/Vs using the Van der Pauw Hall measurement. The mobilities
are still very low and the effect of the carrier density to the
carrier mobility is insignificant. In bulk silicon, such a change
in the carrier density will result in a larger change in the
carrier mobility. The results suggest that the carrier
mobilities are probably mainly depended on the microstructures of
the surface silicon layers and the improvement of the buried
nitride S01 structures after the 1300°C/2h annealing is small. As
the properties of the buried nitride structures (as found from
the previous sections) after the 1300°C/2h annealing are similar
to those of the 1200°C/2h annealing, it suggests that the 1300°C
annealing may not be high enough to improve the microstructure of
the buried nitride SOI structure.
Nitrogen related doping with implant silicon nitride in
silicon and lowering of carrier density after high temperature
annealing have also been reported by Davies et.al. [Dl]. A
heavily conducting region has been observed on their buried
4nitride SOI structures. They also found that the high doping of
1E18/cm3 is relatively stable at customary 1150-1200°C processing
temperatures and is reduced to 5E16/cm3 after 1325°C annealing.
However, no data on the electrical properties of the surface
silicon layer has been reported.
As there are many difficulties to achieve very high
temperature annealing, vacuum annealing and argon annealing have
also been attempted. It is hoped that these annealings can
suppress the high nitrogen content in the surface silicon layer
and hence improve the properties of the layer.
Buried nitride SOI structures fabricated using beam currents
of 0.2 and 0.4 mA (doses 7.2E17 and 1.2E18 cm-3) were annealed in
vacuum ambient. A rapid-thermal-annealing (RTA) system (Figure
4.2) using graphite heater built in our laboratory was used.
Annealing was carried out at 1000 and 1100°C for 5 and 10 min.
(The temperature was calibrated by a thermocouple mounted on a
test wafer.)-The annealing pressure during annealing was about
1E-4 torr.
After the annealing, the doping in the surface silicon
layers has been found to drop from lE18/cm3 to about 1E17/cm3.
As the annealing temperatures are only 1000-1100°C, the decrease
in donor concentration is probably due to the out-diffusion of
nitrogen into the vacuum during annealing. The Hall mobilities,
however, are also around 100-200 cm2/Vs and are similar to the
previous values. Experiments are still in progress to improve the
4design of the RTA system (such as to increase the maximum
temperature and to build a larger horizontal wafer stage) and to
investigate the annealing effect.
The buried nitride samples (0.2 mA, 7.2E17/cm2) have also
been annealed in high purity (99.99%) argon gas instead of
nitrogen gas. The annealing procedures were same as the nitrogen
annealing (1200°C/2h, flow rate of 0.5 litres/min). It is well
known that the high temperature (1200°C) nitrogen annealing may
result in thin-nitride formation at the silicon surface, form
nitrogen etch pits and affect the nitrogen concentration in the
surface silicon. However, the active carrier concentration and
the Hall mobility of the surface silicon layers are found to be
about 1E18/cm3 and 150 cm2/Vs respectively after the argon
annealing. These values are similar to those of the nitrogen
annealing, implying that the effect of annealing ambient to the
properties of the buried nitride SOI structure is insignificant
as compared with the other effects.
4.3 SUMMARY
The implant (dose, beam current and wafer scanning speed)
and post-implant (annealing) conditions are found to have a large
effect to the formation of the surface silicon layers. When the
in-situ ion beam heating (the combined effect of beam current and
wafer scanning) during implantation is sufficiently high, good
quality (<lE4 dislocations/cm2) surface silicon layers can be
4formed for buried nitride SOI substrates with doses of 7.2E17 to
1.2E18/cm2 after 1200 or 1300°C/2h annealing. For lower in-situ
heating, the temperature cycling effect may affect the full
recrystallization and the surface silicon layers are found to be
highly defective (>1E7 dislocations/cm2).
The surface silicon layers have been heavily doped by the
implanted nitrogen ions and have n-type resistivities of about
0.04-0.1 ohm-cm. The Hall mobilities are about 100-150 cm2/Vs
and are about half of the ideal value of silicon substrate with
similar doping. The nitrogen carrier concentrations are about 1-
2El8/cm3. After 1300°C/2h or 1000-1100°C/5-10 min lE-4 Corr
vacuum annealing, the carrier densities are found to drop to
about 1E17/cm3, but little improvements are observed in the Hall
mobilities. The minority carrier' lifetimes in the surface silicon
layer range from 40 to 80 microseconds.which are quite high.
Results from temperature dependence of Hall mobility from 77 K to
room temperature show that the Hall mobility first increases with
temperature as Tn (n ranges from 0.5-0.7) between 77 and 180 K
and then levels off near room temperature. This suggests that
ionized impurity scattering is still the dominant mechanism up to
room temperature.
TABLE 4.4 Properties of Surface Silicon Layers
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Fig.4.1. Temperature dependence of the Hall mobility of the surface
silicon layer.
A. Unimplanted silicon substrate.
B. Buried nitride substrates, 0.2 mA, 7.2E17cm2, 0.0086 cms,
1200°C2h annealing.
C. Buried nitride substrates, 0.4 mA, 7.2E17cm2, 0.0086 cms,
1200°C2h annealing
Fig.4.2. Photograph of the rapid thermal vacuum annealer usir
Eravhite heater.
5CHAPTER 5
FURTHER MEASUREMENTS AND DEVICE REALIZATION
5.1 FURTHER MEASUREMENTS
5.1.1 Cross-sectional TEM (XTEM) Measurement
The highest resolution technique generally available for the
investigation of microstructure in silicon is probably the
transmission electron microscopy (TEM). In order to have a better
understanding and interpretation of the previous results, cross-
sectional transmission electron microscopy (XTEM) has been used
to examine the microstructure of the buried nitride SOI samples.
The buried nitride' samples were formed using implant
conditions of 0.2 mA, 7.2E17/cm2 and 0.0086 cm/s. The substrate
used was p-type, 15-25 ohm-cm, 100, 100 mm-dia Wacker silicon
wafer. Annealing was at 1200°C for 10h in N2. XTEM specimens of
the buried nitride SOI structure were first prepared by a
combination of mechanical polishing to.a thickness of about 50
microns and then subsequent argon beam polishing (ion milling) to
generate'. thin regions less than 1 micron thick. (This thickness
is essential for high resolution TEM examination and the thinning
process is probably the most crucial and difficult step for
achieving successful XTEM results.) The XTEM investigation was
performed using a Philips 430 high voltage (maximum energy 300
keV, point to point resolution 0.23 nm) transmission electron
5microscope.
A typical XTEM micrograph (bright field) of the annealed
buried nitride sample is shown in Figure 5.1. Separate layers:
the chemical-vapor-deposited silicon dioxide layer (for
passivation), the surface silicon layer, the transition layer,
the buried nitride layer and the silicon substrate can be
identified and the microstructures of the different layers are
clearly seen. The magnification of the micrograph is accurate
up to about 3%. The XTEM micrograph results are summarized as
follows:
A. Surface silicon layer:
Single crystalline surface silicon layer is found and the
silicon layer retains the 'same crystal orientation as the silicon
substrate. No damage can be seen in the micrograph, indicating
that the residual silicon layer is of good crystal quality. (The
parallel lines are artefacts due to the ion milling process.)
The layer is uniform and the thickness is about 160 nm. Both the
silicon-CVD oxide interface and the silicon-transition region
interface are sharp and interface roughnesses are less than 5 nm.
B. Transition region:
This region is probably composed of highly damaged silicon
and silicon-rich silicon nitride layer. No crystalline silicon or
silicon nitride is observed. The layer thickness is about 130 nn
and the interface roughness with the lower silicon nitride layer
5is less than 5 nm. This transition layer seems to be composed of
two layers and thicknesses for each layer is about 55 and 75 nm
respectively. The presence of the transition region, which has
not been reported by other similar studies, is probably due to
the incomplete crystal growth of the buried nitride SOI
structure. This incomplete growth may be caused by insufficient
nitrogen dose or insufficient annealing. Actual mechanism is
cr11 iinknnwn and further investigations are needed.
C. Buried nitride layer:
The nitride layer is-found to be composed of two layers with
thicknesses of about 95 and 55 nm respectively. (In chapter 3,
nitride thickness for similar sample from ellipsometry is about
200 nm.) The first layer is an amorphous porous layer and the
second layer is a polycrystalline nitride layer. Nitride
crystallites with grain size 30-50 run are distributed uniformly
within the second layer. The nitride crystallites are alpha-
phase polycrystalline silicon nitride as reviewed from
Transmission Electron Diffraction (TED) micrograph (Figure 5.3).
The nitride-silicon substrate interface is sharp and the
interface roughness is about 5 nm.
The presence of alpha-silicon nitride is as expected.
However, the existence of the amorphous porous nitride layer has
not been reported in other similar buried nitride works, although
buried nitride layer with sub-layers structure has already been
observed [M9] (multilayer buried nitride SOI structure, as shown
5in Figure 5.2, has also been observed in some of our 30 angle
lapped optical micrographs). This amorphous layer may be caused
by the incomplete crystallization of amorphous nitride into
crystalline nitride. It has been reported that the
crystallization of the amorphous nitride layer into
polycrystalline alpha silicon nitride is completed only if the
annealing temperature is 1250°C or above [C3]. The holes in this
layer may be totally caused by the ion milling process. It is
also likely that the layer may be initially a damaged amorphous
nitride layer with small holes. The holes may be due to the
deficiency of nitrogen ions in the amorphous 'layer and are
enhanced after ion milling. The actual cause of this layer may be
closely related to that of the transition layer and needs further
investigation.
The thicknesses of silicon layer and silicon nitride layer
as reported by other XTEM works on similar buried nitride SOI
structure are about 330, 165 nm [C3], 220, 190 nm [Ni, N2] and
300, 180 nm [H1] respectively. We are not able to compare our TEM
results with these results due to the existence of the transition
region and the amorphous porous nitride layer.
D. Silicon substrate:
Interface stress is found to exist in the nitride-silicon
substrate interface and the stress range is about 20 nm. At about
200 nm from the interface, coherent silicon nitride crystallites
(alpha-phase polycrystalline silicon nitride as checked by
5electron diffraction patterns) with grain size of about 260 nm
are seen (Figure 5.4). The distribution of these crystallites is
rare and only 2 to 3 crystallites are found within a region of
0.1 mm. These nitride crystallites nucleate and grow epitaxially
on the silicon lattice and there exists orientation relationship,
<111>Si//[0001]Si3N4 and <220>Si//1(-1)00Si3N4, between the
nitride crystallite and the silicon substrate.
The existence of coherent silicon nitride precipitates below
silicon nitride layer in silicon substrate of buried nitride SOI
structure has not been reported in other studies. -Theoretically,
it is quite possible for the coherent growth of alpha-Si3N4
crystallites on Si (111) faces as from calculation, Si d110 is
equal to 0.384 nm and is similar to dll(-2)0 of alpha-Si3N4 which
is 0.388 nm.
5.1.2 Rutherford Backscattering Spectroscopy
(RBS) Measurement
The Rutherford backscattering spectrometry (RBS) analysis
was also used to examine the chemical composition and structure
of the buried nitride substrates. The experimental conditions for
the nitride samples used in the RBS analysis were listed in Table
5.1. The RBS spectra were measured using a 2.275 MeV He+, 0.075
mCoulomb accelerating ion source with a detector angle of 1600.
3TABLE 5.1
Experimental Conditions (0.0086 cm/s)Sample
0.4 mA, 7.2E17/cm2, as implantedA
0.4 mA, 7.2E17/cm2, 1200°C/2hB
0.2 mA, 1.2E18/cm2, as implantedC
0.2 mA, 1.2E18/cm2, 1200°C/2hD
The random RBS spectra for samples A to D are shown in
Figures 5.5A-D. These spectra have also been best fitted by
computer generated theoretical chemical spectra so that the depth
distribution of the nitrogen and silicon content in the buried
nitride structure can be determined. The chemical composition
spectra are shown in Figures 5.6A-D. The uncertainty in atomic
concentration is about 10% and the uncertainty in thickness is
20%. Due to the inability-of the model to theoretically describe
silicon at the surface (about 0-50 nm) of the sample, the
nitrogen and silicon concentration in the first layer are only
estimates. The composition spectra results are summarized as
follows:
Small concentrations of oxygen, titanium and chlorine ions
have been detected in the annealed samples B and D. These ions
may be contaminants caused by the high temperature N2 (and
5tra'ac of O., mixing gas) annealing or other processing steps.
For sample A (0.4 mA, 7.2El7/cm2, as implanted), the
nitrogen distribution as shown in Figure 5.6A is roughly a
Gaussian shape with a higher concentration nitrogen tail toward
the surface of the silicon than toward the bulk of the substrate.
The nitrogen concentration rises from about 15% at 210 nm to
the value of stoichiometric nitride of about 57% (at 360 nm) and
then falls off (at 490 nm) to the silicon substrate at 630 nm.
According to gaussian distribution, the peak nitrogen
concentration for a dose of 7.2El7/cm2 should be slightly less
than that of stoichiometric silicon nitride. In our nitride
sample, the nitrogen concentration profile is higher than
expected and is probably due to the experimental uncertainty.
After 1200°C/2h annealing (sample B, Figure 5.6B), the
nitrogen atoms are found to move towards the nitride layer (peak
nitrogen content region) from both sides. The buried nitride SOI
structure can then be approximated by four regions: the surface
silicon layer, the transition layer, the buried nitride layer and
the silicon substrate. In the surface silicon layer (about 0-220
nm), there are still a very high percentage of nitrogen atoms
(about 10%, 5E21/cm3). As the measured active donor concentration
in the surface silicon layer for all our annealed nitride samples
are about lE18/cm3, the activation percentage of the nitrogen
atoms is then of the order of 0.5%. This is within the reported
nitrogen activation percentage value which is about 0.1-1% [Sl,
5M10-11]. In the transition region (about 220-280 nm), the
nitrogen concentration ranges from 13% to about 50%, implying
that the region might be a highly damaged silicon layer or
silicon-rich silicon nitride layer. Within experimental
uncertainty, the buried nitride layer (about 280-500 nm) is
roughly a stoichiometric nitride layer (nitrogen concentration
from 52 to 62%). At 500-610 nm, the nitrogen concentration
transits gradually from the value for stoichiometric nitride to
zero (silicon substrate). Also, the nitrogen profiles for A and B
are quite similar, implying that buried nitride structure might
have been formed already during the high temperature
implantation.
For sample C (0.2 mA, 1.2E18/cm2, as implanted, Figure
5.6C), the nitrogen distribution is roughly a Gaussian shape and
the nitrogen concentration at the surface (0-180 nm) is also very
high (around 20%). The nitrogen concentration rises to the value
of stoichiometric silicon nitride at about 250 nm, extending to
530 nm and then falls gradually to zero to silicon substrate at
610 nm. Comparing with sample A, this distribution has a higher
nitrogen content in silicon surface and a broader stoichiometric
nitride layer which are expected for a nitride layer with higher
nitrogen dose.
After annealing (sample D, Figure 5.6D), the nitrogen atoms
move towards the stoichiometric region from both sides and the
distribution can be roughly separated into four regions: the
5residual silicon layer (0-160 run, 6-14%), the silicon nitride
layer (160-490 nm, 53-63%), the transition layer (490-640 nm, 47-
0%) and the silicon substrate. The nitrogen concentration at the
surface is still very high. Within experimental uncertainties,
the thicknesses of the surface silicon layer and. the silicon
nitride layer are roughly in consistent with our previous results
which are about 220 and 330 nm respectively. No over-
stoichiometric nitride layer can be identified due to the
experimental resolution.
The composition spectra results are undoubtedly limited by
the resolution of the computer fitted technique. Further RBS
experiments to improve the analysis, such as on buried nitride
samples with experimental conditions of 0.4 mA, 1.2E18/cm2 and
0.2 mA, 7.2E17/cm2 and the aligned RBS spectra to get the
information on the crystal quality of the surface silicon layers,
are highly desirable.
5.1.3 Stability Measurements
Stability measurements of the buried nitride structures have
also been attempted. (No stability measurement on buried nitride
SOI structure has been reported so far.) The nitride samples used
were 0.2 mA, 7.2E17/cm2, 0.0086 cm/s and 1200°C/2h annealing in
N2. After- chemical cleaning, the nitride samples were high
temperature lifetested in heating furnace of 600, 750, 900 and
1050°C/30 min respectively. Annealing ambient is N2 (1 litre/min)
10
and 02 (10 ml/min). The samples were characterized by Hall
measurement before and after each heat treatment.
The properties of the samples are found to be unaffected by
the heat treatment and the sheet resistances and Hall mobilities
of the samples after different high temperature life-testing are
almost constant (around 3 kohm/square and 140 cm2/Vs). These
results show that the buried nitride SOI substrates are rather
stable structures.
5.2 DEVICES REALIZATION
In the previous chapters, the process dependence of the
formation and properties of the buried nitride and surface
silicon layers have been studied. Buried nitride SOI structures
with good quality surface silicon and buried nitride layers are
obtained for high in-situ heating nitrogen implanted samples (0.2
to 0.4 mA samples with doses of 7.2E17 to 1.2El8/cm2 and under
c1iitah1e wafer scanning conditions.
One of the most important applications of SOI technology is
to fabricate devices directly in the SOI substrate. Buried
nitride SOI structure has long been investigated, however, very
few reports have been found so far on the fabrication of devices
in the surface silicon layer. In this chapter, direct
fabrication of devices into the surface silicon layer will be
attempted. The most simple and fundamental p-n junctions and MOS
capacitors will be studied first, and the more complicated NMOS
5thin-film transistor integrated circuits using 3-microns design
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5.2.1 P-N Junction Fabrication
Simple p-n junctions were fabricated directly in the
annealed buried nitride SOI structure without using epitaxy. The
buried nitride SOI structure was prepared using nitrogen
implantation conditions of 0.2 mA, 7.2E17/cm2 and 0.0086 cm/s.
The post-implant annealing was at 1200°C for 2 h in N2.
The buried. nitride structure was first coated with chemical-
vapor deposited (CVD) silicon dioxide (about 700 nm).
Photolithography was then carried out (using mask-level 1 of the
p-n junction- mask-set designed in our laboratory) to define
windows on the CVD oxide for, boron implantation. Boron ion
implantation was performed at 40 keV and dose of 1E15/cm2 to the
surface silicon layer. Post-implantation annealing was at 1000°C
for 30 min. The acceptor concentration of the p-silicon was found
to be about 1E20 cm-3 by measuring the sheet resistance of a
control wafer. The donor concentration at the n-silicon was about
1E18 cm-3. Contact windows were then defined (mask-level 2) on
the CVD oxide layer and aluminum film with thickness of about one
micron was evaporated onto the whole wafer surface. Aluminum
metal contacts to the n and p silicon layers were then defined
using photolithography (mask-level 3). Ohmic contact annealing
was at 425°C for 30 min. in N2. The I-V characteristics of the
completed p-n junctions, with structure as shown in Figure 5.7,
5were measured using a Philips PM6507 transistor curve tracer.
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Figure 5.8. Diode characteristics are bad. The diode quality
factor is very high and the reverse saturation current is about
0.1 mA. The breakdown voltage is only 2-3 V which is probably
due to the high donor concentration in the n-side of the
junction.
Low dose (1E14 and 5E14 cm-2, 40 keV) boron implantations
into the surface silicon layer have also been attempted. It aims
to fabricate p-n junctions with lower acceptor concentration p-
silicon region. However, no diode characteristics is observed
although in some localized area of the device, p-silicon layer
with acceptor concentration of about 1E16/cm3 has been measured.
This may due to the difficulty in precisely controlling the dose
(and uniformity) to counter-dope the highly nitrogen-doped n-
silicon layer.
During the p-n junction fabrication process, the peel off of
silicon layers is found occasionally in some areas of the
surface, especially after the high temperature and chemical
etching steps. This may be due to the sharp silicon-silicon
nitride interface and the weak adhesion of silicon nitride on
silicon. This peel-off phenomenon, which has not been reported
yet, should be overcome in the device fabrication steps. More
doping experiments to have better understanding and control of
5the material properties of the residual silicon layer as well as
for the p-n junctions investigations are desirable.
5.2.2 MOS Capacitor Fabrication
Metal-oxide-semiconductor (MOS) capacitors fabricated
directly in the surface silicon layer have been attempted. The
capacitors were fabricated using a simple MOS capacitors masks-
set (MOS-130) designed in our laboratory. The nitride SOI
substrate used were 0.2 mA, 7.2E17/cm2, 0.0086 cm/s and 1200°C/2h
post-implantation N2 gas annealing. The fabrication steps were
as follows:
1. SOI substrate cleaning:
2. Oxide formation: 1000°C/lh, 1 litre/min dry 02 -4
7 ml/min 02 through TC
(Thermal oxide grown in unimplanted silicon is about 60 run.)
3. MOS-130 mask level-1: to define window in the oxide region
for metallization.
4. Aluminum film evaporation: about one micron thick Al film
was deposited onto the whole
surface using an Edwards-360
electron beam evaporator.
5. MOS-130 mask level-2: to define the Al contact pattern.
6. Ohmic contact annealing: 425°C/30 min in N2.
The completed MOS capacitor, with structure as shown in
Figure 5.9, was characterized by a HP 525 (f= 1 MHz) automatic
C-V plotter. The C-V curves for the capacitors fabricated in the
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unimplanted silicon (Figure 5.10) were found to match perfectly
with the theory. However, a high current was found to flow
between the capacitor terminals and no C-V characteristics could
be measured for the capacitors fabricated on the SOI substrates.
The MOS capacitors were then examined by ellipsometry
measurements and the results showed that no silicon oxide was
grown on the silicon surface.
5.2.3 NMOS Thin Film Transistor Fabrication
N-channel Metal-Oxide-Semiconductor (NMOS) thin film
transistors with 3 micron design rule fabricated directly in the
annealed buried nitride SOI structure without using epitaxy were
also attempted. The buried nitride SOI substrate was prepared
using 100 mm diameter, 15-25 ohm-cm, 100, P-Si Wacker wafers.
The nitrogen implantation conditions were 0.2 mA, 7.2E17/cm2 and
0.0086 cm/s. The in-situ heating during implantation was similar
to that of 50-mm-dia wafer as monitored by a thermocouple on a
control wafer. The wafers were shielded'by metal mask during
implantation so that only the central portion of the wafers were
implanted.
Transistors were fabricated on the whole wafer surface
using the well established conventional bulk-Si self-aligned
polysilicon-gate process (MESA island isolation structure) in RCL
Semiconductor Ltd., Hong Kong. (The transistor integrated
circuits were actually part of a quality control standard testing
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process in the daily production of the company.) Transistors were
also fabricated on the unimplanted area for control purpose. The
MOSFETs IC were fabricated with all ion implantation for the
source and drain doping. As the surface silicon doping was higher
than 1E18/cm3 (n-type), a depletion mode NMOS transistor (n+-n-
n+) was designed with a source and drain doping of about 1E20/cm3
(n+ region). (The final device configuration is shown in Figure
5.11 and the fabrication steps are summarized in Appendix 1.) The
fabricated transistors were then tested using a Tektronics
transistor characteristics curve tracer.
The transistors in the unimplanted region were found to have
good characteristics. However, for the transistors fabricated on
the SOI substrate, a high current was found to flow between the
gate-source and gate-drain contacts and no transistor action
could be observed. As both the MOS capacitors and transistors
were found to fail for the same reason, it suggested that there
must be some problem for the silicon oxide to grow in the surface
silicon layer.
5.3 SILICON OXIDE FORMATION STUDY
The silicon oxide formation was studied. Buried nitride SOI
samples with implant beam current of 0.2 mA and doses of 7.2E17
and 1.2E18 cm-2 were used. The annealed (1200°C/2h) samples were
placed in the gate oxide formation furnace. Oxidation conditions
were at 1150°C for 1 to 10 h in flowing oxygen (flow rate: 500
ml/min dry 02+ 7 ml/min 02 through TCE). Such a high temperature
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and long intervals were used as from a preliminary experiment, no
silicon oxide was detected after oxidation in 1150°C for 30 min.
(In normal silicon oxide formation, Si02 layer with a thickness
of about 70 nm will be formed after a 1000°C/60 min oxidation.)
Ellipsometer was used to examine the annealed silicon and the
silicon oxide thickness was estimated using an effective
refractive index method (assume an effective refractive index to
the whole buried nitride structure below the silicon oxide
layer). The samples were taken out from the furnace and examined
at oxidation intervals of 1 h.
Within experimental error, no silicon oxide was found for
nitride sample with annealing time less than 9h. Oxide only
appeared after a long annealing of about 9 h. After 9 h, the
oxide was then found to grow at a similar rate as that for the
unimplanted silicon.
Oxidation retardation effects have already been reported in
many nitrogen-implanted silicon experiments [Jl-2]. It is found
that when nitrogen-implanted silicon wafers are heated in an
oxidized ambient, there is a time period (oxidation retardation
period) during which the oxide thickness does not increase
significantly. This retardation period is probably related to the
time needed to oxidize the ion-implantation induced nitride-like
layer at the Si/Si02 interface. The nitride-like layer is built
up from the redistribution of the nitrogen concentration profiles
which take place during the implantation, the annealing and
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during the oxidation. Once this layer has been consumed, the
oxide thickness suddenly starts to increase at practically the
same rate that is measured on unimplanted wafers.
The oxidation retardation effect and the oxidation
resistance of about 9 h in our experiment is in consisent with
that of the previous works. However, no report on this oxidation
retardation effect has ever been found on buried nitride SOI
structure. It is well known that high dose nitrogen implantation
into silicon will result in nitrogen-related donor doping. On the
other hand, oxidation retardation effect is also known to occur
for silicon surface containing high concentration of nitrogen.
Hence it is quite possible for oxidation retardation to occur in
buried nitride SOI structure, as high nitrogen content will
usually be trapped in the residual silicon layer after high dose
and high energy nitrogen implantation. To overcome this dilemma,
the high nitrogen concentration in the surface silicon layer of
the buried nitride SOI structure should be suppressed. One of the
possible way may be to use high temperature (1300°C) post-
implantation annealing. However, in the previous chapter,
annealing condition as high as 1300°C/2h could only result in an
active nitrogen concentration of about 1E17/cm3 and the actual
nitrogen content will be much higher. Also, there are many
difficulties in achieving high temperature annealing and the
annealing result might not be so effective due to the low
diffusion constant of nitrogen.
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For comparison, oxidation experiments have also been carried
out for lower dose and low energy nitrogen implanted samples. The
silicon substrates used were 1-2 ohm-cm, 100 p-Si wafers (same
type of wafers for SOI investigation). Nitrogen implantation was
carried out at 50 keV and doses of 1E13, 1E14 and 1E15/cm2
respectively. This would result in samples with corresponding
peak nitrogen concentration of about 1E18, 1E19 and 1E20/cm3
respectively. The oxidation was at 1150°C for 45 and 90 min. in
the same gate oxide formation ambient. Unimplanted silicon wafers
were also oxidized for control purpose.
Oxide was found to grow on all the silicon samples. The
oxide thicknesses (after 45 min. oxidation) were about 138, 128,
128 and 116 nm for the unimplanted, 1E13, 1E14 and 1E15 samples
respectively. After 90 min. oxidation, the thicknesses became
220, 208, 203 and 197 nm (for unimplanted, 1E13, 1E14 and 1E15
samples).
The experimental-results show that the oxidation retardation
phenomenon does exist in nitrogen implanted silicon, but the
retardation resistance is much smaller than that observed in our
buried nitride samples. It seems that the nitrogen content in the
buried nitride samples might be higher than 1E20/cm3 and there
might also be other factors such as the crystal quality of the
surface silicon layer that would affect the oxidation
retardation rate. More experiments, such as nitrogen implanted
silicon experiment with higher nitrogen dose, are needed to study
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the growth and quality of silicon oxide on surface silicon layers
of buried nitride SOI structures.
5.4 SUMMARY
Transition layer, porous nitride layer and coherent alpha-
phase polycrystalline silicon nitride crystallites have been
observed in the XTEM micrographs. The buried nitride SOI
structures, as reviewed by the RBS analysis, are in consistent
with the results reported in the previous chapters. From the high
temperature lifetesting.•the buried nitride samples are shown to
be rather stable structures.
Devices of p-n junctions, MOS capacitors and NMOS thin film
transistors with 3 micron design rule have been fabricated
directly in the annealed buried nitride SOI structure without
using epitaxy. P-N junction characteristic is bad and severe
retardation of gate oxide growth is found for the MOS structures.
This is probably due to the high nitrogen content (1E18/cm3,
active concentration) in the surface silicon layer. Gate oxide
formation studies indicate that the gate oxide can only be grown
on the SOI substrate at 1150°C for at least 9 hours. It seems
that 'unless the high nitrogen content in the residual silicon
layer is suppressed, many problems such as the oxidation
retardation problem will arise and novel process must be designed
for IC devices to be fabricated directly in the surface silicon




Fig.5.1. Bright field cross-sectional TEM micrograph of the
buried nitride SOI structure. Magnification is 72000x.
A. CVD silicon dioxide. B. Surface silicon layer.




Fig.5.2. 3° angle lapped optical micrograpn o ULIe UUL1Gu
nitride sample (7.2E17 N+/cm2, 150 keV, 0.0086 cm/s, 1200°C/2h
annealing) showing the multiple layers structure.
A. The silicon surface. B. The surface silicon layer and the
buried nitride layer (about 4-6 layers are seen). C. The
silicon substrate.
Fig.5.3. Transmission Electron Diffraction (TED) micrograph of
the buried nitride sample showing the alpha-Si3N4 spots (the
small spots) and the single crystal silicon spots (the large
spots).
Fig.5.4. XTEM micrograph showing the coherent silicon nitride
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Fig.5.5. Random RBS spectra for the buried nitride samples.
A. 0.4 mA, 7.2E17 N+cm2, as implanted.
B. 0.4 mA, 7.2E17 N+cm2, 1200°C2h annealing.
C. 0.2 mA, 1.2E18 N+cm2, as implanted.
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Fig.5.6. Computer generated composition spectra iteratively
fitted to the experimental RBS random spectra in Fig.5.5.
( +: distribution of silicon atoms □: distribution of nitrogen
atoms )
A. 0.4 mA, 7.2E17 N+cm2, as implanted.
B. 0.4 mA, 7.2E17 N+cm, 1200°C2h annealing.
C. 0.2 mA, 1.2E18 N+cm, as implanted.
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Fig.5.7. Schematic diagram of the p-n junction fabricated in
the n-type surface silicon layer of the buried nitride SOI structure.





Fig.5.8. Typical I-V characteristics of the p-n junction.
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Fig.5.9. Schematic diagram of the MOS capacitor fabricated in
the surface silicon layer of the buried nitride SOI structure.
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Fig.5.10. Typical normalized C-V characteristics of the MOS








Fig.5.11. Schematic diagram of the NMOS thin film transistor
fabricated in the surface silicon layer of the buried nitride SO structure.
A. Al/ 1% Si contact (about 1 micron).
B. Polysilicon glass (P.S.G.) (about 0.8 micron).
C. Polysilicon gate (about 0.3 micron).
D. Surface (residual) silicon layer for ten n+- n-n+ thin film
transistor (about 0.2 micron).
E. The buried nitride layer (about 0.2 micron).




The feasibility of producing good quality silicon-on-
insulator (SOI) structures by nitrogen implantation (150 keV)
into silicon with a stationary beam has been studied. The effects
of implant (dose, beam current and wafer scanning speed) and
post-implant annealing conditions on the formation and properties
of the surface silicon and buried nitride layers have been
investigated.. The resulting buried nitride SOI structure are
characterized by infrared (IR) absorption, glancing angle x-ray
diffraction, ellipsometry, electrical measurements, optical and
scanning electron microscopy (SEM) in conjunction with angle
lapping and chemical etching, cross-sectional transmission
electron microscopy (XTEM) and Rutherford backscattering
spectroscopy (RBS).
When the beam current is low (0.05-0.15 mA) and the peak
local temperature during implantation is low, the surface
(residual) silicon layer is highly defective (>l07
dislocations/cm2, after Wright Etch). When the beam current is
sufficiently high (0.2 mA and 0.4 mA), albeit the large
temperature cycling effect, a good quality surface silicon layer
(104 dislocations/cm2) can be formed due to the high temperature
in-situ heating during implantation. It is also found that for
6surface silicon layers prepared under different temperature
cycling implantation conditions (different beam currents and
wafer scanning speeds/periods), the good crystallinity can still
be retained. For wafer scanning speeds of 0.0086, 0.086 and 0.26
cm/s (scanning periods of 40, 125 and 1250s) and beam currents of
about 0.2, 0.25 and 0.3 mA respectively, surface silicon layers
with dislocation density less than.lE4/cm2 are found.
It is concluded that good quality (lE4 dislocations cm-2)
surface silicon layers can be formed for buried nitride SOI
samples with doses of 7.2E17, 9.6E17 and 1.2E18/cm3 after 1200 or
1300°C/2h annealing provided the in-situ heating during
implantation is sufficiently high. This in-situ heating can be
achieved by either a very high local wafer temperature for long
heating period or high average wafer temperature. For lower in-
situ heating, the temperature cycling effect may affect the full
recrystallization and the surface silicon layers will be highly
defective.
It is also observed that both alpha- and beta- phase silicon
nitride can be formed in the buried nitride layers by nitrogen
implantation with a stationary beam depending on the beam current
and dose. While alpha-Si3N4 is mainly formed during post-
implantation annealing, beta-Si3N4 is mainly formed by in-situ
crystallization probably due to some profound dynamic effect
during implantation. When the beam current is low, or when the
beam current is high but the dose is low, the buried nitride
6layers produced are amorphous as-implanted and crystallized in
the alpha-phase after annealing in nitrogen at 1200°C for 2h. At
sufficiently high dose and beam currents, and therefore
sufficiently high implant temperature due to ion beam heating,
in-situ, crystallization of the buried nitride layers mainly in
the beta-phase occurs and the crystallinity increases with beam
current and dose. Post-implantation annealing of these partially
crystallized samples leads to further crystallization of the
buried nitride layers in both phases.
The effect of different wafer scanning speeds and 1300°C/2h
annealing to the nitride phase formation is small.*'Experiment on
the effect of dose rate and wafer temperature to the alpha and
beta phase silicon nitride formation has also been attempted and
a preliminary dependence has been obtained.
The thicknesses of the surface silicon and buried nitride
layer are about 220-280 nm and 200-330 nm respectively (N+
implant: 150 keV, 0.72-1.2x1018/cm2, 0..26-0.0086 cm/s and 1200-
1300°C/2h annealing). The interface roughness is less than 20 nm
for both the silicon-silicon nitride and silicon nitride-silicon
substrate interfaces. The refractive indexes range from 2.0
(alpha-Si3N4) to about 2.9 (beta-Si3N4). The breakdown fields for
the nitride layer are larger than 3 MV/cm and the leakage current
densities at 10V bias voltage are less than 5E-6 to 5E-7 A/cm2.
The corresponding electrical resistivities are about 2E10 to 2E11
ohm-cm. For bias voltage of 50 V, the leakage current densities
6are about 5E-5 A/cm2. The conduction mechanisms in the nitride
layer obey roughly the Frenkel-Poole model (log I= kVl/2). The
dielectric constants are about 6-7 and the charge densities at
nitride or at the nitride-silicon substrate interface are less
than 5E11/cm2 from C-V measurements.
The surface silicon layers are doped by the implanted
nitrogen ions and have n-type resistivities of about 0.04-0.1
ohm-cm. The active carrier concentrations are about 1-2E18/cm3.
The minority carrier lifetimes in the surface silicon layer as
measured by the photoconductivity decay method range from about
40 to 75 microseconds which are quite high. The Hall mobilities
are around 100-150 cm2/Vs and are about half of the ideal value
of silicon with similar doping. Temperature dependence of Hall
mobility from 77 K to room temperature has also been measured.
The result shows that the Hall mobility first increases with
temperature as Tn (n ranges from 0.5 to 0.7) between 77 and 180 K
and then levels off. This suggests that ionized impurity
scattering is still the dominant mechanism up to room
temperature. After 1300°C/2h or 1E-4 torn vacuum annealing, the
carrier densities in the silicon layers are found to drop to
about 1E17/cm3, but the mobilities are found to have little
improvements. All the properties measurements suggest that the
1300°C/2h annealing is not high enough to improve the buried
nitride microstructures. However, there are many difficulties to
achieve higher temperature annealing.
6Direct fabrication of p-n junctions, MOS capacitors and NMOS
polysilicon gate thin film transistors with 3 micron design rule
have been attempted in the annealed buried nitride SOI structure
without using epitaxy. However, the devices characteristics are
bad and severe retardation of silicon oxide growth in the
surface silicon layer has been observed. This is probably due to
the high nitrogen content inside the silicon layer and silicon
oxide formation studies indicate that the silicon oxide can only
be grown at 1150°C for at least 9 hours. It seems that unless the
high nitrogen concentration is suppressed, many problems such as
the oxidation retardation problem will arise and novel process
must be designed for the buried nitride SOI structure to become a
future contender SOI technology.
In this investigation, we have tried our best to use
different characterization methods to understand the buried
nitride structure. The study of the buried nitride SOI structure
as a contender SOI technology is an important and long-term
research project. The nitride study is also a large and tough
project (as seen from the increasing numbers of joint projects
from different institutions) and we sincerely hope that this work
can shed some light on the future research efforts in this area.
For further investigation of the buried nitride SOI
structure, the following experiments are suggested:
1. More characterizations:
More high resolution and precision measurements are
6desirable to study the buried nitride SOI structure. For example,
XTEM and high resolution TEM (HRTEM) to study the
microstructures, RBS and SIMS to study the composition and
distribution of the SOI structure and crystallinity of the
surface silicon layer.
2. Higher post-implant annealing (T>1300°C)
It is hoped that the higher temperature annealing can
further improve the microstructure and quality of the buried
nitride SOI layers as well as controlling the doping of the
surface silicon layer. However, there are many difficulties in
achieving high temperature annealing. For furnace annealing, the
quartz tube will soften severely at T 1200°C. One possible
suggestion may be to use pure alumina (A1203) rods to support the
quartz tube and temperature of 1350°C might be achievable. For
lamp annealing, we have estimated that in order to achieve a
wafer temperature higher than 1300°C, novel lamps system with
very high power tungsten-halogen lamps and gold reflector must be
designed.
3. Novel device fabrication process:
The highest potential application of SOI technology is
possibly the fabrication of thin-film devices on the surface
silicon layer. The fabrications of devices using novel designs
such as gate silicon nitride or higher temperature gate oxide
formation to enhance the oxiderowth are desirable.
64. Grow epitaxial silicon:
One alternative to avoid the high nitrogen content and the
oxidation retardation problem of the buried nitride SOI structure
is to grow epitaxial silicon on the surface silicon layer. It is
also of great research interest to study the properties of
epitaxial silicon on the surface silicon layer of the buried
nitride SOl structure.
The above suggested experiments could possibly be carried
out in the form of joint research projects with the other
institutions as so many heavy and sophisticated experimental
equipments are involved. It is hoped that these studies can bring
more results and informations to the buried nitride SOI
technology.
APPENDIX 1
NMOS THTN-FTT.M TRANSISTOR FABRICATION
1) Starting substrate
CZ grown 100 mm, 15-25 ohm-cm
100 boron-doped p-Si wafers
N+ implant: 0.2 mA, 0.0086 cms, 7.2E17cm
2) Chemical cleaning
3) High temperature annealing
1200°C, No + 0.5% 02, 12 hours

















ramp up to 1200°C
anneal
ramp down to 1000°C
purge and unload
Oxide grown on unimplanted silicon after annealing is about 30 nm
This oxide is etched away by dipping in dilute HF (HF : H20 = 1 :
10)
4) MESA island formation
a) Island mask
b) Si etch by CF4% 02 plasma
c) 02 plasma photoresist strip
5) Gate oxide growth
1000°C , dry oxygen



















Ramp up to 1000°C
dry oxidation at 1000°'
purge
Ramp down to 800°C
soak and unload
gate oxide thickness on unimplanted silicon is about 70 nm
6) Chemical cleaning
7) Polysilicon deposition
LPCVD of polysilicon by the pyrolysis of SiH
Furnace temperature = 625 +- 5 °C
Deposition pressure = 250 +- 5 mtorr
Deposition time = 32 min.
Polysilicon film thickness = 300 +- 25 nm
8) Polysilicon doping by POCl doping
Furnace temp. = 1000 +- 1.0 °C
Rg = 7-13 ohmsquare
sheet resistance was measured on single crystalline
p100 Si wafer.
9) Poly-gate masking and etching
Polysilicon etch in CF4%02 plasma
10) Screen oxide growth
1000°C Dry O2 25 min
Oxide thickness = 30 +- 5 run
11) Source and drain formation
~As+ implant, 120 keV, dose = 4E15 ioncm
12) PSG Deposition
By LPCVD of low temperature oxide by the reaction
of SiH, O2 and PH3
Furnace temperature = 430 +- 5 °C
PSG thickness: 800 +- 50 nm


























PSG thickness after densification = 750 +- 30 nm
14) Contact mask
4wet etch in buffered oxide etch( BOE)
15) Metallization
a) Cleaning
b) Metal deposition (sputtering)
Al/l%Si thickness- 900+/- 100 nm
16) Metal mask
Delineate the Al layer interconnection pattern
Wet etch in H3PO4: HNO4= 24: 1
17) Alloy
450°C, forming gases, 25 min
to sinter Al/Si layer, to reduce radiation damage caused
by the plasma and radiation during sputter deposition
18) Passivation
APCVD of SiH4, 02, PH3
Deposition temp.= 425+/- 5°C
1st layer: 500+/- 50 nm, P content= 4%
2nd layer: 200+/- 30 nm, pure SILOX
19) Pad mask
Open bonding pad area
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